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ABSTRACT 
Class-F Power Amplifier with Maximized PAE 
By Kai Shing Tsang 
Background   
Due to the rapid development of telecommunication devices, operating speeds are getting 
faster and more power is being consumed by those devices. Therefore, there is a big 
concern on how to prolong the battery life in order to fit consumers’ needs.  
Power amplifiers (PA) at the front end of wireless equipment have drawn a big concern 
from engineers because of their large power consumption in the system. There is a lot 
research conducted on PA solutions for improving power-added efficiency (PAE) of 
amplifiers. PAE is a figure of merit representing how efficient the PA converts DC power 
to RF power. With PAE increased, the device is able to output the same amount of power 
with less DC power consumed.   
Non-linear Class-F and Class-F-1 PAs have drawn the most attention among all different 
classes of PAs from engineers because of their capability of outputting high power and 
providing good PAE. Class-F boosts up PAE by controlling the harmonic content at the 
output.  
Result  
 Advanced Design System (ADS) from Agilent is used for design and simulation based 
on the ADS model of Cree’s CGH40010 high electron mobility transistor (HEMT). A 
high efficiency power amplifier is fabricated on RT/duroid 5870 high frequency laminate 
board.  
In this design, the harmonics at the input are controlled as well as the harmonics at the 
output. An input wave-shaping network is designed to shape the waveforms at the gate. 
In this case, the PAE is boosted 30% higher than the PA with only the output wave-
shaping network. By terminating harmonics with proper impedances at the output, a 
square voltage waveform and a half-sine current waveform are obtained at the transistor 
drain terminal. The overlapping area between the voltage and current waveforms can be 
reduced as well as the active device power consumption. 
The final design operating at 1GHz produced a PAE of 89% with 38.35dBm output 
power in simulation and PAE of 78% with 38.7dBm output power as the result of the 
IEEE PA design contest. 
Conclusion   
The thesis has shown the effectiveness of the Class-F PA to boost up PAE by preventing 
the 2nd and 3rd harmonic power from delivering to the load and shaping the waveforms at 
the transistor terminals. It also shows the benefit of using radial stubs in wave-shaping 
networks over open-circuit stubs. 
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1. INTRODUCTION 
 In this fast-growing world, telecommunication technology is being developed 
quickly with a rapidly increasing demand. The appearance of smart phones is a big 
evolution and it changes the way people use cell phones. With all the nice features of 
smart phones such as internet browsing, video conferencing, online gaming, file 
transferring and GPS, the speed of communication is getting faster in order to meet the 
needs. As data transfer rate increases, more power is consumed in those cellular network 
infrastructures. An important figure of merit, power-added efficiency (PAE), is the focus 
of this document and will be discussed in section 2.1 later. The goal of this project is to 
provide solutions for improving the PAE of those infrastructures. 
  Thanks to the rapid development of digital circuits and low power CMOS, digital 
signals can be processed in high speed with low power. However, the components with 
the biggest concern here are the front end RF modules in those telecommunication 
devices such as low noise amplifiers (LNA) and power amplifiers. Power amplifiers are 
known as one of the most critical and power-hungry modules, which consume a relatively 
large amount of power in the system. 
 Therefore, there is a considerable need to improve the performance and the PAE 
of power amplifiers. Among developments and solutions for different classes of 
amplifiers, Class F and inverse Class F (F-1) PAs have drawn the most attention from 
engineers because of their capability of outputting high power and providing excellent 
power-added efficiency, which is generally above 80%, by controlling the harmonic 
content within the amplifiers themselves.  
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2. IEEE MTT-S HIGH EFFICIENCY PA DESIGN COMPETITION RULE 
 The IEEE MTT-S International Microwave Symposium sponsors a high 
efficiency power amplifier design competition for students; one goal of this thesis is to 
provide a design suitable for entry into the contest.  
Specifications of PA 
1) The power amplifier (PA) design may use any type of technology, but must be the 
result of student effort both in the amplifier design and fabrication. 
2) The PA mechanical design should allow for internal inspection of all relevant 
components and circuit elements. The RF ports should be standard coaxial connectors, 
type N or SMA. Bias connections should be banana plugs. 
3) The PA must operate at a frequency of greater than 1 GHz but less than 20 GHz, and 
have an output power level of at least 5 watts, but less than 100 watts. 
4) All amplifiers should require less than 25 dBm of input power to reach the output 
level required for maximum efficiency. 
5) Amplifier entries should be submitted with measured data, including dc supply 
requirements, frequency, RF drive and output power, and PAE. PAE will be defined 
as RF  RF	
 DC⁄ . Measurements will be under CW operation at room ambient 
conditions into a 50 ohm load. Only the power at the fundamental CW frequency will 
be included in the measurement of output power. 
6) The winner will be based on the amplifier’s power added efficiency, measured during 
official testing, multiplied by a frequency weighting factor having the form (GHz). 
IEEE MTT-S PA Competition Rules [14] 
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3. INITIAL ESTIMATION OF THE PA PERFORMANCE 
In this thesis, a High Electron Mobility Transistor (HEMT) is chosen because 
HEMT has a wide bandgap and a high thermal conductivity for a reliable high power 
operation. According to the Cree CGH40010 datasheet, the transistor can operate up to 6 
GHz and is able to output a maximum power of 10W (40dBm). Furthermore, the 
CGH40010 has a relatively high gain compared with other transistors. At 2GHz, it is able 
to provide a small-signal gain of 16dB. As discussed in section 4.5.4, the bias point of 
Class F amplifiers are close to cut-off region that will limit the gain of the amplifiers. 
Therefore, the gain of the final PA is expected to be around 12dB to 14dB in a rough 
guess.  
Theoretically, amplifiers have a better power-added efficiency (PAE) with a 
lower operating frequency or higher input power. Therefore, the PA in this project will be 
designed for the lowest permitted operating frequency of 1GHz and the maximum 
permitted input power of 25dBm in order to obtain the best intrinsic PAE, which will be 
introduced in section 3.1 later. With an approximate PA gain of 13dB, the output power 
is expected to be about 38dBm. The PA is expected to provide a PAE of 80% or higher 
because Class F amplifiers are able to achieve a maximum PAE of more than 80% in 
general [15]. The initial PA performance has been estimated as shown in Table 1 below 
based on transistor performance and measurement on the datasheet provided by Cree. 
Table 1 Initial estimation of the PA performance 
Operating Frequency 1 GHz 
Pin 25dBm 
Pout ≈38dBm 
Gain ≈13dB 
PAE ≈80% 
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3.1.Figure of merit 
 Efficiency is one of the important metrics to determine the performance of 
devices with low power operation and it is often used in small-signal amplifiers. 
Efficiency is defined as the ratio of RF output power to the DC power taken by the device 
η = 
,
  . Increase in efficiency means that the device is able to output the same amount 
of power with less DC power consumption. With efficiency increases, the battery life of 
handheld devices such as cellular phones can be extended effectively to satisfy 
consumers’ needs. As more features and hardware are added to cell phones, efficiency 
improvement becomes one of the major issues for designers. 
 However, efficiency cannot precisely describe the performance of a device 
anymore as the input signal gets larger. In this case, a better figure of merit Power-added 
efficiency (PAE), defined as PAE = ,,  will be used instead. PAE takes RF 
input power into account when determining the performance of system. In order words, 
PAE describes how efficient a device is able to convert DC power to RF power. Thus, 
PAE is widely applied in large-signal RF applications and it will be addressed more in 
this report later. 
Moreover, increase in PAE also implies that the power amplifier is able to provide 
higher gain. With Pdc stay unchanged, (PRF,out – PRF,in) will increase as well as the gain G 
= 
,
,  when the PAE increases.  
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4. INTRODUCTION TO HEMT 
 
Fig. 1 Active device family tree [1] 
 
HEMT stands for High Electron Mobility Transistor, which belongs to the FET 
class. Unlike the traditional MOSFET, which uses a doped region as a channel between 
drain and source, HEMT uses two materials with different band gaps for the channel 
instead. Therefore, a HEMT is also known as a heterostructure FET (HFET) [1]. The 
active device family tree is shown in Fig. 1 above. 
In the past, active devices are manufactured based on Silicon or Gallium Arsenide 
(GaAs) compounds.  However, in recent years, Silicon Carbide (SiC) and Gallium 
Nitride (GaN) have drawn more attention from engineers. GaN in particular is 
noteworthy due to its wide band gap, high power density, high breakdown voltage, high 
operating frequency and high thermal conductivity. 
GaN devices and power amplifiers using GaN transistors are an active area of 
research. The performance of these transistors can be represented in terms of some 
important properties such as electron mobility, hole mobility, band gap and thermal 
conductivity. The properties of some common compounds are compared in Fig. 2. GaN 
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has a wider band gap and a higher thermal conductivity than both Si and GaAs. A wider 
band gap allows the device to have a higher operating temperature and lower 
vulnerability to external noise such as shot noise because it requires more energy for the 
electrons to escape from the valence band to the conduction band. A wider band gap also 
provides a higher breakdown voltage and higher power density so that the transistor is 
able to output higher power in smaller physical size. 
Thermal conductivity is an important quality to describe the transistor ability to 
avoid increasing the junction temperature that gives the device higher reliability in high 
power operations since the device is able to disperse heat more quickly. GaN also has 
high electron mobility and hole mobility that provides smaller knee voltage to turn on the 
channel of device and thus less loss is incurred [1]. 
 
Fig. 2 Properties of Si, GaAs and GaN compound for active devices [1] 
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5. INTRODUCTION TO AMPLIFIERS 
 Power amplifiers can be categorized into two major groups: Linear PAs and Non-
linear PAs. Linear PAs are able to generate output power proportional to the input power 
with a negligible amount of harmonic power generated. On the contrary, non-linear PAs 
operate near the cut-off region with a significant amount of harmonics generated besides 
the fundamental signal. The input and output power are no longer proportional.  
Furthermore, amplifiers can also be classified into 2 categories: biasing class and 
switching class [1]. In biasing class, amplifiers such as Class A,B, AB and C amplifiers 
are classified based on their quiescent point (bias point) or output Current Conduction 
Angle (CCA) θ. θ is defined as the fraction of  RF input drive signal where non-zero 
current is flowing through the device [1]. 
Unlike biasing class, amplifiers in switching class are classified based on the 
network configuration connected to the active element, but not the bias level. As 
suggested by its name, transistors in switching-class act like a switch turning on and off 
controlled by the input drive signal [1]. Class E and Class F amplifiers are two examples 
that belong to this class of operation. Class E and Class F amplifiers draw a lot of 
attention from designers because of their capability to provide high power-added 
efficiency. 
 In this report, only Class A, B, AB, E and inverse Class F (F-1) will be discussed 
briefly; Class F will be introduced and discussed later in detail. Fig. 3 shows the family 
tree of amplifier classes. 
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Fig. 3 Family tree of PA classification 
 
5.1. Class A Amplifier 
A Class A amplifier is a linear amplifier, which has conduction angle of 360°. 
The 360° conduction angle means that the transistor in this class is turned on and 
conducts over the entire sinusoidal cycle. Most of the small-signal amplifiers are 
designed in this class because of its simplicity and the best linearity among all classes of 
amplifiers. Because of the 360° conduction angle of Class A, the amplifiers have the 
lowest efficiency and are only suitable for low-power applications. The transfer 
characteristic of a Class A amplifier and its corresponding voltage and current waveforms 
are shown in Fig. 4 below. 
 
Fig. 4 Class A transfer characteristic, voltage and current waveforms [2] 
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5.2.Class B Amplifier 
This class of operation is also determined by its bias level, which is lower than 
that of Class A amplifier and close to deep cut-off region.  In Class B, the transistor 
conducts only on a half-cycle of the input drive signal. This gives Class B amplifiers a 
CCA of about 180° and also a better efficiency than Class A amplifiers [1]. However, 
Class B amplifiers have poor performance in term of linearity because of the generation 
of higher order harmonics. This poor linearity can be improved by using 2 transistors 
simultaneously as a Class B push-pull amplifier. In Class B push-pull amplifiers, there is 
a short period of time that both of the transistors are off at the same time and cross-over 
distortion is created. The transfer characteristics of Class B amplifier, the corresponding 
voltage and current waveforms is shown in Fig. 5 below. 
 
Fig. 5 Class B transfer characteristic, voltage and current waveforms [2] 
 
5.3.Class AB Amplifier 
A Class AB amplifier is considered as a combination of class A and class B 
amplifiers in term of linearity and efficiency. The Class AB bias point is between that of 
Class A and Class B as shown in Fig. 7. Class AB amplifiers have an efficiency between 
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Class A and Class B amplifiers.  In Class AB push-pull amplifiers, the cross- over 
distortion appeared in Class B is reduced [1] so that linearity can be improved. Fig. 6 
shows the transfer characteristic of a Class AB amplifier and its corresponding voltage 
and current waveforms. 
 
Fig. 6 Class AB transfer characteristic, voltage and current waveforms [2] 
 
Fig. 7 Class A, AB, B quiescent bias point, voltage and current waveforms [2] 
The quiescent point, CCA, current waveform and voltage waveform of the Class 
A, B and AB amplifiers are shown altogether in Fig. 7 above and a comparison can be 
made. The bias point of Class A is located the mid-way between the saturation and the 
cut-off region, the channel is ON all the time with the output signal following the input 
signal. In Class B, the bias point is located in the deep cut-off region and only gives a 
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half-sine wave at the output containing only even harmonics [1]. In Class AB, the bias 
point of Class AB is located between that of Class A and Class B as shown in Fig. 7 and 
output signal follows more than 50% of input signal. 
 
5.4.Class E Amplifier 
Class E amplifiers are identified to be a switching class amplifier. This class of 
operation is determined by the configuration of the network that is connected to the 
amplifiers’ input or output. The active devices in Class E solely acts like a switch, which 
turns on and off accordingly with duty cycle around 50%. Class E amplifiers use reactive 
elements at the output network to boost up the efficiency by achieving zero voltage 
switching (ZVS) and zero voltage derivative switching (ZVDS). ZVS is defined as zero 
voltage when the switch is ON. ZVDS is defined as no overlap between voltage and 
current waveforms so that no loss occurs during switching [1].   
In Fig. 8, the transistor in the diagram is replaced with a switch symbol for easier 
understanding. Cp is a shunt capacitor modeling the transistor intrinsic parasitic 
capacitance and the circuit capacitance in order to provide proper switching behavior of 
the amplifier. Cs and Ls forms a series resonator resonating at the fundamental frequency. 
This resonator only passes the fundamental signal to the load. When the switch is ON, the 
capacitor Cp will be charged. When the switch is OFF, Ls and Cs in series with R 
function as a damped oscillating circuit so that Cp will be discharged through the 
resistive load R [1]. 
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Fig. 8 Simplified circuit diagram for Class E amplifiers [2] 
 
Fig. 9 shows the drain current waveform when the switch is ON (T1), the 
capacitor current waveform when the switch is OFF (T2) and the drain voltage waveform 
during the period T2. Fig. 10 shows the ideal voltage waveform when the switch turns off 
and current waveform when the switch turns on. Since there is no overlap between 
voltage and current waveforms, no active device power is consumed during the RF 
operation. 
 
a) Drain current waveform                     b) Capacitor Cp current waveform 
 
c) Voltage waveform across drain-source (Solid line – voltage waveform / Dotted line – current waveform) 
Fig. 9 Class E drain current, shunt capacitor Cp current and drain voltage waveforms [1] 
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Fig. 10 Class E general drain voltage and current waveforms [4] 
 
5.4.1. Class E Disadvantages 
Class E and Class F are two types of non-linear amplifiers in the switching class 
that draw attention from the engineering community. However, some disadvantages 
found in Class E keep designers’ concern. First of all, it is difficult to design Class E 
amplifiers in high frequency applications due to the large output capacitance created by 
shunt capacitance Cp in Fig.8. Cp limits the operating frequency and the capability of 
outputting high power at high frequency. 
Due to the immature manufacturing of GaN, the knee voltage Vk required to turn 
on the channel of active device using GaN is relatively high when compared with the ON 
state current. Vk is approximately 5V for GaN transistors in general. Because of the 
existence of both voltage and current when the switch is on, the ZVS assumption 
mentioned in section 4.4 cannot be met effectively to provide a high Class E efficiency 
[1].  
On the other hand, Class E amplifiers require a fast input switching drive signal in 
order to achieve ZVDS. This fast drive signal increases the stress for the active device, 
and is not required in Class F amplifiers [1]. Moreover, Class E requires higher 
breakdown voltage Vb and higher current handling of the transistor compared to the Class 
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F [1]. Because of the limitations of Class E, Class F PAs are more attractive than Class E 
PAs to engineers. Table 2 shows the theoretical maximum efficiency of different 
amplifier classes. The efficiency generated in biasing class amplifiers is generally less 
than that of switching class amplifiers. 
Table 2 Theoretical maximum efficiency [2] [3] 
PA Class  Theoretical max. Efficiency (%) Linearity 
A 50 Good 
B 78.5 Poor 
AB 78.5 Moderate 
E 100 Poor 
F  / F-1 100 Poor 
 
 
5.5.Class F Amplifier 
 A Class F amplifier can be considered a development of Class B and Class E 
amplifiers. In order to achieve ZVS and ZDVS in Class E, harmonic content and 
waveforms at the Class F drain are controlled so that the efficiency and fundamental 
signal power can be boosted [1]. The Class F amplifier is biased with a quiescent point 
close to that of Class B, which has a CCA of 180°. Due to the switching nature of the 
active device, harmonics will be generated within the transistor. These harmonics are 
undesired in biasing-class amplifiers, but are purposely used in order to boost PAE in 
Class F amplifiers.  
Theoretically, Class F amplifiers are able to achieve 100% efficiency with no 
device power consumed and no harmonics power delivered to the load. However, an 
infinite number of harmonics must be controlled in order to achieve this perfection, 
which makes it impractical [5]. With an infinite number of harmonics being controlled, 
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the voltage waveform at the drain should appear to be a perfect square wave and its 
corresponding drain current waveform should be a 180° out-of-phase half-sine wave [1].  
In the ideal case, the overlapping area between the voltage and current waveforms can be 
totally eliminated and no device power is consumed during switching.  Fig. 11 shows the 
ideal voltage and current waveforms in Class F operation for 100% efficiency that will be 
discussed in section 5.5.1. Equations (1) and (2) describe the general equations of Class F 
current and voltage waveforms, where  is the phase difference between the fundamental 
signal and harmonics [1]. 
There has been significant research done on Class F amplifiers in the past 
focusing on only the design of output network. However, some research has been done 
later showing that the input network also plays an important role as well as the output 
network for improving the efficiency. In fact, the 2nd harmonic input termination plays a 
critical role on shaping the waveforms at the input and has a great contribution to the PA 
performance. Simulation was conducted on the PA with and without the input wave-
shaping network. The PA without the input wave-shaping network is only able to provide 
maximized PAE of 60.31%. The PA with the input wave-shaping network for controlling 
2fo and 3fo is able to provide maximized PAE of 88.97%. Almost 30% improvement in 
PAE is obtained after adding the input wave-shaping network. 
 
Fig. 11 Ideal normalized voltage waveform (Blue) and current waveform (Red) for Class F Amplifiers 
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Vt
  Vdd ! V" cosw't ! "
 ! V( cos2w't ! (
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*
 ! , (1) 
It
  Idd ! I" cosw't ! "
 ! I( cos2w't ! (
 ! I* cos3w't ! *
 ! , (2) 
5.5.1. Fourier Series Expansion Of Voltage And Current Waveforms 
In order to obtain a truncated half-sine current waveform for 100% efficiency, the 
normalized Fourier Series Expansion closed-form equation for the coefficients are shown 
in equations (5) and (6) [1], where n is the harmonic order. 
A'  "π … (3) 
A"  "( … (4) 
A	,121	  (π "


345
	3" … (5) 
A	,  0 … (6) 
In order to obtain a perfect square voltage waveform  for 100% efficiency 
operation, the normalized Fourier Series Expansion closed-form coefficient equations are 
shown in equations (9) and (10) [1], where n is the harmonic order. 
B'  "π … (7) 
B"  "( … (8) 
B	,121	  0 … (9) 
B	,  (π
"
453
	 … (10) 
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As shown in (5) and (6), all odd harmonics in the current waveform at the drain 
must be eliminated in order to shape a truncated half-sine waveform with only even 
harmonics.  In the voltage waveform, all odd harmonics at the drain must be eliminated 
in order to shape a perfect square waveform with only even harmonics as shown in (9) 
and (10) [1]. Ideally, both criteria must be met in order to eliminate the overlapping area 
between the voltage and current waveforms with no active device power consumption. 
Fig 12 shows the effect of adding harmonics on shaping the voltage and current 
waveforms. On the right, the top and bottom of the voltage waveform is flattened out and 
the transition slope gets steeper as more even harmonics are added. On the left, it shows 
that the negative swing of the current waveform is flattened out and the transition time 
becomes faster as more odd harmonics are added. By reducing the transition time of the 
voltage and current signals, the overlapping area between the two signals is reduced and 
the power-added efficiency is improved. 
 
Fig. 12 Class F drain voltage (left) and current (right) waveforms with different number of harmonic added [6] 
n - odd harmonics up to n
th
 order are present in the voltage waveform 
m - even harmonics up to m
th
 order are present in the current waveform 
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5.5.2. Harmonic Termination Impedances 
In order to obtain a particular drain waveform, the amplifier output network 
should present specific termination impedances to different harmonic. For all the desired 
harmonics that are required for shaping the voltage waveform, the output network should 
provide an open or a high impedance at the transistor drain so that the harmonic power 
can be trapped. For those unwanted harmonics, the output network should provide a short 
or a low impedance at the transistor drain so that the harmonic power can be reduced. 
The waveforms of inverse Class F (F-1) amplifiers are opposite to those of Class F 
amplifiers. The Class F-1 amplifier has half-sine voltage waveform and square current 
waveform at the drain as shown in Fig. 13 [1]. Equation (11) and (12) below show the 
general equations for output impedance of Class F and F-1 amplifiers. 
 
Fig. 13 Inverse Class F voltage and current waveforms with an infinite number of harmonics [6] 
 
 
Class F output impedances:   Z(	  0 , Z(	9"  ∞ … (11) 
 
Class F-1 output impedances:   Z(	  ∞ , Z(	9"  0 …. (12) 
 
where n = harmonic order 
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5.5.3. 3rd Harmonic Peaking Topology 
Even though 100% efficiency is achievable in theory, the matching networks will 
become complicated and hard to design as more harmonics are being controlled. 
Therefore, controlling an infinite number of harmonics is not practical. Fig. 14 below 
shows the simplified schematic of class F or inverse Class F amplifiers’ output network.  
On the other hand, high frequency signal will leak through the drain-source 
channel and be shorted to ground because of the drain-source parasitic capacitance Cp of 
the transistor as illustrated in Fig. 14 [1]. Therefore, higher order harmonics have less 
contribution to the shape of waveforms and the PAE as well. The transistor parasitic 
capacitance is one of major properties limiting the transistor upper bound operating 
frequency. Practically, only a small number of harmonics will be controlled instead of an 
infinite number of harmonics. The filter block functions as a harmonic trap to block 
specific harmonic power from being delivered to the load. It is a part of impedance-
matching network for the fundamental signal and used to shape particular waveforms at 
the drain.  
 
Fig. 14 Simplified schematic of Class F / F
-1
 output network 
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The Class F topology is differentiated based on the highest order of harmonic 
being controlled [1]. For example, a topology will be called 3rd harmonic peaking or 3rd 
harmonic injection if up to the 3rd harmonic is controlled. A topology will be called fifth 
harmonic peaking/injection if up to the 5th harmonic is controlled. Fig. 15 below is an 
example of 3rd harmonic peaking configuration for Class F amplifiers. The L3||C3 
parallel resonator resonates at 3rd harmonic frequency, so that it acts like an open to the 
3rd harmonic signal while passing all other frequencies through as a short circuit. The 
shunt parallel L1||C1 resonator has a resonant frequency at the fundamental frequency, so 
that it passes the fundamental frequency signal to the load while shorting all harmonics to 
ground. In the ideal case, there will be no harmonic power reaching the load. The output 
voltage and current waveforms are purely sinusoidal and in phase with each other since a 
50Ω resistive load is used. 
In most published research papers, the 3rd harmonic peaking topology is 
practically applied in order to keep the network from being too complex while providing 
a robust performance. Normalized harmonic content up to 3rd harmonic and the 
composition of voltage/current 
waveforms for 3rd harmonic 
peaking are shown in Fig. 16. 
With proper magnitude of 3rd 
harmonic voltage signal, a 
flattened top and bottom of the 
voltage waveform can be created. 
 
Fig. 15 Example of 3rd Harmonic peaking configuration using              
             lumped elements for Class F amplifiers 
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Fig. 16 Class F drain voltage and current waveform of 3
rd
 harmonic peaking configuration 
blue – 1
st
 harmonic / red – 3
rd
 harmonic / cyan – 2
nd
 harmonic / green – final waveforms 
 
 
Fig. 17 Example of 3rd Harmonic peaking configuration for Class F amplifiers 
 
Fig. 17 above shows a more advanced Class F configuration, controlling all 
harmonics using lumped and distributed elements. As described before, L1||C1 parallel 
resonator provides a short to all harmonics at point B. With a quarter-wavelength 
transmission line (λ/4 transformer) at f0 placed between the shunt resonator and the drain, 
all odd harmonics will have 180° phase shift and all even harmonics phase will stay 
unchanged at point A. However, this would only be true in theory. In practice, a fixed λ/4 
transformer at the fundamental frequency cannot be used for an infinite number of 
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harmonics. As the frequency increases, the line becomes more inductive to the signal and 
causes imperfect transformation between an open and a short. Moreover, L1||C1 
resonator in parallel with the load is assumed to have an infinitely high quality factor, 
which is hard to achieve in real implementation. Quality factor for parallel resonators can 
be calculated according to (13). It requires a large capacitance C to inductance L ratio or 
large value of R in order for a high Q factor.  
Quality factor for R||C||L:   Q=   R>?@ … (13) 
 There are 2 ways to implement a Class F PA. One way is to use lumped elements 
and the other way is to use distributed elements. This project will use distributed 
elements. Lumped elements are more suitable than distributed elements for low 
frequency applications because devices using lumped elements are smaller in size for 
such applications. However, lumped-element PAs are hard to design as the operating 
frequency gets higher because of the difficulty in finding small inductors in pH range 
value. Because of the tiny inductance required by the high Q resonator at high frequency, 
it makes the lump-element design impractical. Moreover, it is difficult to find ideal 
components without knowing the uncontrolled parasitic model of elements as the 
frequency increases. Therefore, lumped elements with low percentage tolerance such as 
2% must be chosen and experimentally characterized before the usage. A few percent of 
variation in lumped element values will have a great impact on the system performance. 
Moreover, it is difficult to obtain inductors.  
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5.5.4. DC Biasing 
The quiescent point of Class F amplifiers must be close to the cutoff region in 
order to generate significant amount of harmonics. The class F bias is located a bit higher 
than that of Class B. The bias points for different PA classes are shown in Fig. 18. 
Because of their similar bias points, the drain waveforms of Class F are similar to those 
of Class B. With harmonic control, larger voltage is created in Class F with the current 
clipping at the same level as Class B. Therefore, Class F amplifiers are also known as 
overdriven Class B amplifier. Fig. 19 shows the voltage and current waveform of 
overdriven Class B PA, whose top of voltage waveform is flattened out as that in Class F 
PA. 
 
Fig. 18 Quiescent bias points for different classes of amplifier [1] 
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Fig. 19 Voltage (left) and current (right) waveforms for overdriven Class B amplifiers [7] 
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6. CLASS-F AMPLIFIER DESIGN IN SIMULATION 
The CGH40010 non-linear model is 
obtained from the manufacturer Cree and applied in 
simulation. The ADS model of the transistor is 
shown in Fig. 20. The parameters case temperature 
(tcase) and junction-to-case thermal resistance 
(crth) need to be adjusted according to the datasheet and instructions. The design and 
simulation are done by using Advanced Design System (ADS) from Agilent. There are 
some important features provided by ADS that enable Class F amplifier simulation. 
Load-pull / Source-pull Analysis - Determines the optimum source and load impedance 
terminations at the fundamental and harmonic frequencies.  
Harmonic balancing – Simulates the circuit using non-linear transistor model with 
harmonics taken into account. 
Schematic optimization- Optimizes the value of discrete components such as capacitors 
and inductors, and also distributed element values such as transmission line length and 
width based on the requirement specified by the designer. 
Momentum EM simulation - A planar electromagnetic (EM) simulator, which simulates 
the circuit with electromagnetic coupling and radiation taken into account. The simulated 
results of Momentum are expected to be more accurate than those of schematic 
simulation. However, it takes much longer computational time to simulate than schematic 
simulation does. 
CGH40010F_r4a_cree_package_40_r5
X1
crth=8.0
tcase=30
Cree CGH40010F
         Fig. 20 ADS CGH40010 model 
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Momentum Optimization - The schematic of a component can be transformed from the 
layout and used in Momentum optimization. This feature is especially useful when 
designing distributed element filters. The only drawback is that it takes a huge amount of 
computational time from a couple hours to a half day even for a fairly simple network. 
The feature will not be used in the project. 
6.1.DC Bias Condition For Class F PA 
According to the instructions for the CGH40010 ADS model, the valid range of 
gate voltage Vg is from -1.5V to -3V and the pinch-off voltage is at -2.9V. The valid 
range of drain voltage Vdd is from 28V to 48V. Fig. 21 below shows the simulated 
circuit for determining the bias point of the amplifier. 
 
Fig. 21 ADS schematic for determining DC bias condition of the PA 
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Fig. 22 below shows the I-V characteristic of the GaN transistors with Gate bias 
voltage swept from -1.5V to -3V. This information is important as a starting point of the 
design and it used to determine the DC bias condition for the transistor based on the 
amplifier class the design belongs to.  
As a Class F amplifier, it is decided to operate at drain bias voltage of 28V, which 
is suggested by datasheet. The gate bias voltage of -2.5V is picked as indicated by the 
marker m1 in Fig. 22. This bias point is chosen because of the small quiescent current of 
18mA through the transistor drain showing that the transistor is biased close to the cut-off 
region. 
 
Fig. 22 I-V characteristics of CGH40010 with different gate and drain bias voltage 
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6.2. S-Parameters Verification 
After choosing a suitable DC bias condition, the next step is to verify the 
simulated S-parameters and compare with the set provided in the datasheet.  There are S-
parameters provided in the datasheet under 3 different DC bias conditions. In the 
datasheet, only the values of drain voltage and current are given for the measurement. 
Therefore, one should find the corresponding gate voltage in order to generate the same 
drain current in simulation. The transistor is terminated with 50ohms at the input and 
output. The 3 DC bias conditions verified in the simulation are shown below 
1st condition: Vd=28v, Id=100mA,Vg=-2.27v 
2nd condition: Vd=28v, Id=200mA, Vg=-2.1 
3rd condition: Vd=28v, Id=500mA, Vg=-1.6v 
 
Since the X-parameter [8] file for large signal is not available from manufacturer. 
Small-signal S-parameters will be used instead during the design process. The ADS 
simulated S-parameters of the transistor under the 3 different DC bias conditions are 
shown in Table 3, Table 4 and Table 5. The simulated S-parameters from the ADS model 
including the magnitude and phase are really close to the experimental S-parameters 
provided in datasheet [13]. It can be assumed that the CGH40010 transistor model using 
S-parameters for computation is accurate enough so that the simulated results will be able 
to accurately describe the actual PA performance. 
 
 
X-parameter [8]: A mathematical superset of S-parameters and are used for characterizing the amplitudes and relative 
phases of harmonics generated by nonlinear components under large input power levels.  
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Table 3 Simulated S-parameters with Vdd=28v, Vg=-2.27, Id=100mA 
 
  
freq
500.0 MHz
600.0 MHz
700.0 MHz
800.0 MHz
900.0 MHz
1.000 GHz
1.100 GHz
1.200 GHz
1.300 GHz
1.400 GHz
1.500 GHz
1.600 GHz
1.700 GHz
1.800 GHz
1.900 GHz
2.000 GHz
2.100 GHz
2.200 GHz
2.300 GHz
2.400 GHz
2.500 GHz
2.600 GHz
2.700 GHz
2.800 GHz
2.900 GHz
3.000 GHz
3.100 GHz
3.200 GHz
3.300 GHz
3.400 GHz
3.500 GHz
3.600 GHz
3.700 GHz
3.800 GHz
3.900 GHz
4.000 GHz
4.100 GHz
4.200 GHz
4.300 GHz
4.400 GHz
4.500 GHz
4.600 GHz
4.700 GHz
4.800 GHz
4.900 GHz
5.000 GHz
5.100 GHz
5.200 GHz
5.300 GHz
5.400 GHz
5.500 GHz
5.600 GHz
5.700 GHz
5.800 GHz
5.900 GHz
6.000 GHz
S(1,1)
0.894 / -131.406 
0.887 / -140.155 
0.883 / -146.957 
0.880 / -152.434 
0.878 / -156.980 
0.877 / -160.849 
0.876 / -164.213 
0.876 / -167.192 
0.875 / -169.873 
0.875 / -172.317 
0.875 / -174.573 
0.875 / -176.675 
0.875 / -178.653 
0.875 / 179.472 
0.875 / 177.681 
0.875 / 175.961 
0.876 / 174.300 
0.876 / 172.688 
0.876 / 171.116 
0.877 / 169.578 
0.877 / 168.068 
0.877 / 166.580 
0.878 / 165.110 
0.878 / 163.654 
0.878 / 162.209 
0.879 / 160.772 
0.879 / 159.339 
0.879 / 157.909 
0.879 / 156.478 
0.880 / 155.046 
0.880 / 153.609 
0.880 / 152.166 
0.880 / 150.715 
0.881 / 149.255 
0.881 / 147.785 
0.881 / 146.301 
0.881 / 144.805 
0.881 / 143.293 
0.881 / 141.765 
0.882 / 140.219 
0.882 / 138.654 
0.882 / 137.069 
0.882 / 135.463 
0.882 / 133.834 
0.882 / 132.182 
0.882 / 130.505 
0.882 / 128.802 
0.881 / 127.072 
0.881 / 125.313 
0.881 / 123.526 
0.881 / 121.708 
0.881 / 119.858 
0.881 / 117.976 
0.881 / 116.061 
0.881 / 114.111 
0.880 / 112.126 
S(2,1)
17.204 / 104.966 
14.736 / 99.235 
12.849 / 94.454 
11.371 / 90.313 
10.185 / 86.622 
9.217 / 83.258 
8.411 / 80.139 
7.732 / 77.207 
7.152 / 74.422 
6.651 / 71.755 
6.215 / 69.183 
5.831 / 66.691 
5.491 / 64.266 
5.188 / 61.896 
4.916 / 59.575 
4.671 / 57.295 
4.449 / 55.051 
4.247 / 52.840 
4.062 / 50.656 
3.893 / 48.497 
3.738 / 46.361 
3.594 / 44.244 
3.462 / 42.145 
3.339 / 40.062 
3.225 / 37.993 
3.118 / 35.936 
3.019 / 33.891 
2.926 / 31.856 
2.840 / 29.829 
2.758 / 27.809 
2.682 / 25.796 
2.610 / 23.789 
2.543 / 21.785 
2.479 / 19.784 
2.419 / 17.786 
2.363 / 15.788 
2.309 / 13.791 
2.259 / 11.793 
2.211 / 9.793 
2.166 / 7.790 
2.123 / 5.784 
2.082 / 3.772 
2.044 / 1.755 
2.007 / -0.269 
1.973 / -2.301 
1.940 / -4.342 
1.908 / -6.392 
1.879 / -8.453 
1.850 / -10.527 
1.823 / -12.613 
1.798 / -14.712 
1.773 / -16.827 
1.750 / -18.958 
1.727 / -21.106 
1.706 / -23.271 
1.686 / -25.456 
S(1,2)
0.033 / 17.834 
0.034 / 12.682 
0.034 / 8.482 
0.035 / 4.925 
0.035 / 1.821 
0.035 / -0.953 
0.035 / -3.478 
0.035 / -5.812 
0.035 / -7.994 
0.035 / -10.053 
0.035 / -12.011 
0.035 / -13.883 
0.034 / -15.683 
0.034 / -17.418 
0.034 / -19.098 
0.034 / -20.729 
0.034 / -22.314 
0.033 / -23.857 
0.033 / -25.363 
0.033 / -26.832 
0.033 / -28.268 
0.032 / -29.671 
0.032 / -31.044 
0.032 / -32.387 
0.031 / -33.701 
0.031 / -34.986 
0.031 / -36.244 
0.030 / -37.473 
0.030 / -38.675 
0.030 / -39.850 
0.029 / -40.996 
0.029 / -42.115 
0.029 / -43.205 
0.028 / -44.267 
0.028 / -45.299 
0.028 / -46.302 
0.027 / -47.274 
0.027 / -48.214 
0.027 / -49.122 
0.026 / -49.997 
0.026 / -50.837 
0.026 / -51.641 
0.025 / -52.408 
0.025 / -53.136 
0.025 / -53.825 
0.024 / -54.472 
0.024 / -55.076 
0.024 / -55.636 
0.023 / -56.149 
0.023 / -56.615 
0.023 / -57.031 
0.023 / -57.397 
0.022 / -57.711 
0.022 / -57.973 
0.022 / -58.182 
0.022 / -58.338 
S(2,2)
0.389 / -105.444 
0.372 / -113.517 
0.362 / -119.771 
0.356 / -124.715 
0.353 / -128.703 
0.352 / -131.981 
0.353 / -134.728 
0.355 / -137.075 
0.358 / -139.117 
0.362 / -140.927 
0.366 / -142.560 
0.371 / -144.057 
0.376 / -145.450 
0.382 / -146.765 
0.387 / -148.020 
0.393 / -149.232 
0.399 / -150.412 
0.405 / -151.569 
0.411 / -152.710 
0.417 / -153.843 
0.423 / -154.970 
0.430 / -156.097 
0.436 / -157.225 
0.442 / -158.357 
0.448 / -159.494 
0.454 / -160.639 
0.459 / -161.792 
0.465 / -162.955 
0.470 / -164.127 
0.476 / -165.310 
0.481 / -166.505 
0.486 / -167.711 
0.491 / -168.929 
0.496 / -170.160 
0.501 / -171.404 
0.505 / -172.661 
0.509 / -173.932 
0.514 / -175.218 
0.518 / -176.519 
0.521 / -177.834 
0.525 / -179.166 
0.528 / 179.486 
0.532 / 178.121 
0.535 / 176.738 
0.538 / 175.336 
0.541 / 173.916 
0.543 / 172.475 
0.546 / 171.013 
0.548 / 169.530 
0.550 / 168.023 
0.552 / 166.493 
0.554 / 164.938 
0.555 / 163.357 
0.557 / 161.749 
0.558 / 160.112 
0.559 / 158.445 
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Table 4 Simulated S-parameters with Vdd=28v, Vg=-2.1, Id=200mA 
 
 
 
 
freq
500.0 MHz
600.0 MHz
700.0 MHz
800.0 MHz
900.0 MHz
1.000 GHz
1.100 GHz
1.200 GHz
1.300 GHz
1.400 GHz
1.500 GHz
1.600 GHz
1.700 GHz
1.800 GHz
1.900 GHz
2.000 GHz
2.100 GHz
2.200 GHz
2.300 GHz
2.400 GHz
2.500 GHz
2.600 GHz
2.700 GHz
2.800 GHz
2.900 GHz
3.000 GHz
3.100 GHz
3.200 GHz
3.300 GHz
3.400 GHz
3.500 GHz
3.600 GHz
3.700 GHz
3.800 GHz
3.900 GHz
4.000 GHz
4.100 GHz
4.200 GHz
4.300 GHz
4.400 GHz
4.500 GHz
4.600 GHz
4.700 GHz
4.800 GHz
4.900 GHz
5.000 GHz
5.100 GHz
5.200 GHz
5.300 GHz
5.400 GHz
5.500 GHz
5.600 GHz
5.700 GHz
5.800 GHz
5.900 GHz
6.000 GHz
S(1,1)
0.899 / -139.149 
0.895 / -147.022 
0.892 / -153.102 
0.890 / -157.990 
0.889 / -162.052 
0.888 / -165.521 
0.887 / -168.552 
0.887 / -171.249 
0.886 / -173.690 
0.886 / -175.929 
0.886 / -178.007 
0.886 / -179.956 
0.886 / 178.202 
0.886 / 176.445 
0.886 / 174.760 
0.886 / 173.134 
0.886 / 171.556 
0.886 / 170.019 
0.887 / 168.515 
0.887 / 167.038 
0.887 / 165.583 
0.887 / 164.145 
0.887 / 162.722 
0.887 / 161.308 
0.887 / 159.902 
0.888 / 158.500 
0.888 / 157.100 
0.888 / 155.699 
0.888 / 154.297 
0.888 / 152.890 
0.888 / 151.477 
0.888 / 150.056 
0.888 / 148.626 
0.888 / 147.186 
0.888 / 145.733 
0.888 / 144.267 
0.888 / 142.786 
0.888 / 141.289 
0.888 / 139.775 
0.888 / 138.242 
0.888 / 136.689 
0.888 / 135.116 
0.888 / 133.520 
0.887 / 131.902 
0.887 / 130.259 
0.887 / 128.591 
0.887 / 126.896 
0.887 / 125.174 
0.886 / 123.423 
0.886 / 121.643 
0.886 / 119.832 
0.886 / 117.989 
0.885 / 116.114 
0.885 / 114.205 
0.885 / 112.261 
0.885 / 110.282 
S(2,1)
18.049 / 101.834 
15.355 / 96.600 
13.332 / 92.234 
11.764 / 88.442 
10.518 / 85.047 
9.506 / 81.938 
8.668 / 79.042 
7.964 / 76.307 
7.364 / 73.698 
6.848 / 71.190 
6.398 / 68.763 
6.004 / 66.404 
5.655 / 64.099 
5.345 / 61.842 
5.066 / 59.625 
4.816 / 57.442 
4.589 / 55.288 
4.383 / 53.160 
4.194 / 51.055 
4.022 / 48.970 
3.864 / 46.902 
3.718 / 44.850 
3.583 / 42.811 
3.458 / 40.784 
3.341 / 38.768 
3.233 / 36.761 
3.132 / 34.761 
3.038 / 32.769 
2.950 / 30.782 
2.867 / 28.799 
2.790 / 26.820 
2.717 / 24.844 
2.648 / 22.870 
2.584 / 20.896 
2.523 / 18.922 
2.465 / 16.947 
2.411 / 14.971 
2.360 / 12.991 
2.311 / 11.008 
2.265 / 9.020 
2.222 / 7.026 
2.180 / 5.026 
2.141 / 3.019 
2.104 / 1.003 
2.068 / -1.021 
2.035 / -3.056 
2.003 / -5.101 
1.972 / -7.159 
1.943 / -9.229 
1.916 / -11.314 
1.889 / -13.413 
1.864 / -15.527 
1.840 / -17.659 
1.817 / -19.808 
1.795 / -21.975 
1.774 / -24.163 
S(1,2)
0.027 / 15.386 
0.028 / 10.870 
0.028 / 7.226 
0.028 / 4.159 
0.028 / 1.495 
0.029 / -0.879 
0.028 / -3.035 
0.028 / -5.023 
0.028 / -6.878 
0.028 / -8.624 
0.028 / -10.282 
0.028 / -11.863 
0.028 / -13.379 
0.028 / -14.837 
0.028 / -16.244 
0.027 / -17.605 
0.027 / -18.923 
0.027 / -20.202 
0.027 / -21.443 
0.027 / -22.649 
0.026 / -23.820 
0.026 / -24.958 
0.026 / -26.064 
0.026 / -27.137 
0.026 / -28.179 
0.025 / -29.189 
0.025 / -30.168 
0.025 / -31.114 
0.025 / -32.028 
0.024 / -32.910 
0.024 / -33.758 
0.024 / -34.573 
0.024 / -35.353 
0.023 / -36.098 
0.023 / -36.807 
0.023 / -37.478 
0.023 / -38.112 
0.023 / -38.708 
0.022 / -39.264 
0.022 / -39.779 
0.022 / -40.253 
0.022 / -40.685 
0.021 / -41.075 
0.021 / -41.421 
0.021 / -41.723 
0.021 / -41.983 
0.021 / -42.198 
0.021 / -42.371 
0.020 / -42.502 
0.020 / -42.591 
0.020 / -42.642 
0.020 / -42.656 
0.020 / -42.636 
0.020 / -42.586 
0.020 / -42.509 
0.020 / -42.411 
S(2,2)
0.362 / -121.556 
0.354 / -128.939 
0.350 / -134.450 
0.349 / -138.682 
0.349 / -142.018 
0.350 / -144.711 
0.352 / -146.934 
0.354 / -148.809 
0.357 / -150.425 
0.361 / -151.844 
0.365 / -153.116 
0.369 / -154.278 
0.373 / -155.356 
0.378 / -156.373 
0.383 / -157.346 
0.388 / -158.287 
0.393 / -159.208 
0.398 / -160.117 
0.403 / -161.019 
0.408 / -161.920 
0.413 / -162.824 
0.418 / -163.735 
0.424 / -164.654 
0.429 / -165.584 
0.434 / -166.527 
0.439 / -167.483 
0.444 / -168.454 
0.448 / -169.441 
0.453 / -170.443 
0.458 / -171.462 
0.462 / -172.498 
0.467 / -173.552 
0.471 / -174.623 
0.475 / -175.712 
0.479 / -176.819 
0.483 / -177.945 
0.487 / -179.089 
0.490 / 179.747 
0.494 / 178.564 
0.497 / 177.361 
0.500 / 176.138 
0.503 / 174.893 
0.506 / 173.628 
0.509 / 172.341 
0.511 / 171.031 
0.514 / 169.698 
0.516 / 168.342 
0.518 / 166.961 
0.520 / 165.555 
0.522 / 164.122 
0.523 / 162.662 
0.525 / 161.174 
0.526 / 159.657 
0.527 / 158.109 
0.528 / 156.530 
0.529 / 154.918 
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Table 5 Simulated S-parameters with Vdd=28v, Vg=-1.6, Id=500mA 
 
 
 
freq
500.0 MHz
600.0 MHz
700.0 MHz
800.0 MHz
900.0 MHz
1.000 GHz
1.100 GHz
1.200 GHz
1.300 GHz
1.400 GHz
1.500 GHz
1.600 GHz
1.700 GHz
1.800 GHz
1.900 GHz
2.000 GHz
2.100 GHz
2.200 GHz
2.300 GHz
2.400 GHz
2.500 GHz
2.600 GHz
2.700 GHz
2.800 GHz
2.900 GHz
3.000 GHz
3.100 GHz
3.200 GHz
3.300 GHz
3.400 GHz
3.500 GHz
3.600 GHz
3.700 GHz
3.800 GHz
3.900 GHz
4.000 GHz
4.100 GHz
4.200 GHz
4.300 GHz
4.400 GHz
4.500 GHz
4.600 GHz
4.700 GHz
4.800 GHz
4.900 GHz
5.000 GHz
5.100 GHz
5.200 GHz
5.300 GHz
5.400 GHz
5.500 GHz
5.600 GHz
5.700 GHz
5.800 GHz
5.900 GHz
6.000 GHz
S(1,1)
0.905 / -144.128 
0.901 / -151.379 
0.899 / -156.966 
0.898 / -161.461 
0.897 / -165.206 
0.896 / -168.416 
0.896 / -171.231 
0.896 / -173.749 
0.895 / -176.038 
0.895 / -178.147 
0.895 / 179.887 
0.895 / 178.036 
0.895 / 176.278 
0.895 / 174.595 
0.895 / 172.976 
0.895 / 171.407 
0.895 / 169.881 
0.895 / 168.389 
0.895 / 166.926 
0.895 / 165.486 
0.895 / 164.064 
0.895 / 162.656 
0.895 / 161.259 
0.896 / 159.869 
0.896 / 158.485 
0.896 / 157.103 
0.896 / 155.721 
0.896 / 154.337 
0.896 / 152.949 
0.896 / 151.555 
0.896 / 150.155 
0.896 / 148.745 
0.896 / 147.325 
0.896 / 145.894 
0.896 / 144.449 
0.895 / 142.990 
0.895 / 141.516 
0.895 / 140.025 
0.895 / 138.516 
0.895 / 136.988 
0.895 / 135.439 
0.895 / 133.869 
0.894 / 132.277 
0.894 / 130.661 
0.894 / 129.020 
0.894 / 127.354 
0.893 / 125.661 
0.893 / 123.940 
0.893 / 122.190 
0.893 / 120.411 
0.892 / 118.600 
0.892 / 116.758 
0.892 / 114.883 
0.891 / 112.974 
0.891 / 111.030 
0.891 / 109.051 
S(2,1)
17.699 / 99.696 
14.998 / 94.779 
12.989 / 90.666 
11.443 / 87.079 
10.220 / 83.853 
9.229 / 80.886 
8.411 / 78.110 
7.725 / 75.480 
7.142 / 72.962 
6.640 / 70.534 
6.203 / 68.179 
5.821 / 65.883 
5.482 / 63.637 
5.182 / 61.432 
4.912 / 59.263 
4.670 / 57.123 
4.450 / 55.010 
4.251 / 52.920 
4.069 / 50.849 
3.902 / 48.795 
3.749 / 46.756 
3.608 / 44.731 
3.478 / 42.717 
3.357 / 40.713 
3.245 / 38.718 
3.140 / 36.731 
3.043 / 34.749 
2.952 / 32.774 
2.867 / 30.802 
2.787 / 28.834 
2.712 / 26.868 
2.642 / 24.904 
2.576 / 22.940 
2.514 / 20.976 
2.455 / 19.010 
2.399 / 17.043 
2.347 / 15.073 
2.297 / 13.100 
2.251 / 11.121 
2.206 / 9.138 
2.164 / 7.148 
2.124 / 5.151 
2.086 / 3.146 
2.050 / 1.132 
2.016 / -0.892 
1.984 / -2.926 
1.953 / -4.972 
1.923 / -7.030 
1.895 / -9.102 
1.868 / -11.188 
1.843 / -13.289 
1.819 / -15.406 
1.795 / -17.540 
1.773 / -19.692 
1.752 / -21.864 
1.731 / -24.055 
S(1,2)
0.025 / 13.703 
0.025 / 9.602 
0.025 / 6.309 
0.025 / 3.546 
0.025 / 1.149 
0.025 / -0.983 
0.025 / -2.917 
0.025 / -4.699 
0.025 / -6.358 
0.025 / -7.918 
0.025 / -9.396 
0.025 / -10.803 
0.025 / -12.148 
0.025 / -13.438 
0.024 / -14.680 
0.024 / -15.876 
0.024 / -17.030 
0.024 / -18.144 
0.024 / -19.221 
0.024 / -20.260 
0.023 / -21.264 
0.023 / -22.233 
0.023 / -23.167 
0.023 / -24.067 
0.023 / -24.932 
0.023 / -25.762 
0.022 / -26.557 
0.022 / -27.317 
0.022 / -28.040 
0.022 / -28.727 
0.022 / -29.376 
0.021 / -29.988 
0.021 / -30.560 
0.021 / -31.094 
0.021 / -31.587 
0.021 / -32.039 
0.020 / -32.450 
0.020 / -32.820 
0.020 / -33.146 
0.020 / -33.431 
0.020 / -33.673 
0.020 / -33.873 
0.020 / -34.031 
0.019 / -34.149 
0.019 / -34.226 
0.019 / -34.266 
0.019 / -34.270 
0.019 / -34.240 
0.019 / -34.180 
0.019 / -34.093 
0.019 / -33.983 
0.019 / -33.856 
0.019 / -33.716 
0.019 / -33.569 
0.019 / -33.421 
0.020 / -33.278 
S(2,2)
0.352 / -130.903 
0.348 / -137.462 
0.347 / -142.262 
0.347 / -145.898 
0.348 / -148.735 
0.350 / -151.010 
0.352 / -152.878 
0.355 / -154.450 
0.359 / -155.803 
0.362 / -156.993 
0.366 / -158.061 
0.370 / -159.040 
0.374 / -159.953 
0.379 / -160.819 
0.383 / -161.653 
0.388 / -162.466 
0.392 / -163.266 
0.397 / -164.061 
0.402 / -164.857 
0.407 / -165.657 
0.412 / -166.465 
0.416 / -167.284 
0.421 / -168.117 
0.426 / -168.963 
0.431 / -169.826 
0.435 / -170.706 
0.440 / -171.603 
0.444 / -172.519 
0.449 / -173.454 
0.453 / -174.408 
0.457 / -175.382 
0.461 / -176.376 
0.466 / -177.389 
0.469 / -178.423 
0.473 / -179.477 
0.477 / 179.447 
0.480 / 178.351 
0.484 / 177.234 
0.487 / 176.095 
0.490 / 174.935 
0.493 / 173.752 
0.496 / 172.547 
0.499 / 171.318 
0.501 / 170.066 
0.503 / 168.790 
0.506 / 167.489 
0.508 / 166.163 
0.510 / 164.810 
0.512 / 163.431 
0.513 / 162.024 
0.515 / 160.588 
0.516 / 159.122 
0.517 / 157.626 
0.518 / 156.098 
0.519 / 154.537 
0.520 / 152.941 
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6.3.Stability 
 Stability circle analysis is the next important procedure in order to determine the 
approximate termination impedances that may cause instability of the PA. Input and 
output stability circles spanned from 100MHz to 6GHz are generated in ADS as shown in 
Fig. 23a and 23b. The system is unconditionally stable when the source and load 
impedances are located on the right hand side of the Smith chart representing the large 
resistance region. In the order words, the system is likely to be unstable when the source 
and load are terminated with a low resistance or a short. Therefore, designer should keep 
in mind that the region on the left hand side on the Smith chart should be avoided when 
determining the termination impedances at the input and output of the PA when 
performing source-pull and load-pull analysis.  
As shown in Table 3, the transmission gain S21 becomes larger as the frequency 
goes down. The magnitude of S21 increases from 9.5dB at 1GHz to 12.5dB at 500MHz. 
Therefore, extra caution should be taken when dealing with low frequencies because the 
transistor tends to have a large S21 at low frequencies, where unstable oscillation is likely 
to take place.  
 
Fig. 23 Source (left) and Load (right) stability circles as frequency swept from 100MHz to 3GHz 
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The layout of the 1st version PA is shown in Fig. 24. Even though this version is 
able to provide high simulated PAE of 93%, the actual PA is unstable and tends to 
oscillate at frequencies below 600MHz. The stability of an amplifier can be examined by 
looking at the reflection coefficients Γout and ΓL as shown in Fig. 25.  The amplifier is 
considered to be unstable if both of following conditions (14) and (15) are met. When the 
amplifier is unstable, the reflected wave will be in phase with the transmitted wave and 
the signal will grow unbounded as the waves add up at point A. 
k = |Γout| |ΓL| > 1 – (14) 
k_phase = angle(Γout) + angle(ΓL) = 0, ±360  – (15) 
The multiplication of magnitude (k) and sum of phase (k_phase) of the two 
reflection coefficients are shown in Fig.26a. By checking (14) and (15), the PA stability 
can be easily figured out. As shown in Fig. 26, the magnitudes of k around 460MHz 
greatly exceed 1 and the degrees of k_phase are close to 0°. These prove that the 
amplifier is unstable at frequencies around 450MHz. In Z4 of Fig. 26b, negative 
resistance as seen at point A of Fig. 25 toward the transistor drain also verifies the 
instability of the amplifier at those frequencies. Therefore, negative resistance must be 
avoided for stable operation. Fig. 27 is a 
snapshot of the output power spectrum for 
the 1st version PA. It shows the unstable 
oscillation of ver.1 PA at 450MHz, 
900MHz, 1350MHz and higher order 
harmonics. 
Fig. 24 Layout of ver.1 PA 
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Fig. 25 Class F amplifier as Two-port network 
 
 
a       b 
Fig. 26 a) K_phase = sum of phases, K = multiplication of magnitudes b) Z3 = Real impedance seen at point A toward 
transistor, Z4 = Real impedance seen at point A toward transistor for ver.1 PA 
 
 
Fig. 27 Output power spectrum with unstable oscillation for ver. 1 PA (Vg=-3.1V, Vd=5V) 
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6.4.Source-Pull / Load-Pull Analysis for Harmonics 
In this project, 3rd harmonic peaking configuration will be used due to the 
negligible improvement from terminating higher order harmonics. Thus, only 2nd and 3rd 
harmonic will be controlled at both the input and output for shaping the waveforms. 
After determining the DC bias condition and analyzing the stability circles, 
computing the optimum source and load termination impedances for harmonics and the 
fundamental signal will be the next. According to the competition rules, PAE is the only 
metric used to evaluate the PA performance. Therefore, each participant should only 
concentrate on designing input and output networks that generate the highest PAE while 
keeping the termination impedances out of the unstable region. 
One of the features of ADS is source / load-pull analysis, which allows designer 
to determine the optimum source and load termination impedances in order to maximize 
the performance in terms of PAE [9]. This feature doesn’t just compute the impedance 
for the fundamental signal, but for all involved harmonics being controlled. The 
source/load-pull simulator treats all impedances as 
variables in terms of the reflection coefficient S11. 
During the process, the simulator sweeps S11 within a 
specified circular region with a certain number of 
sweeping points, radius /center of the region and the 
system impedance [9]. Then, the simulator will 
calculate the PAE and output power for every swept 
point and generates the PAE and output Fig. 28 ADS source/load-pull analysis sweeping area setup 
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power contour plot. The procedure of source/load pull analysis will be demonstrated next 
to determine the optimum termination impedances for the fundamental tone, 2nd and 3rd 
harmonics. 
Early in the design process, the termination impedance for the fundamental tone is 
not extremely important and doesn’t have to be perfectly optimized. The 2nd and 3rd 
harmonic termination impedances are focused on 
after the 1st harmonic source and load 
impedances are approximated. The procedure of 
source-pull and load-pull analysis for harmonics 
is outlined below. 
Source/ load-pull analysis procedure 
1) Initially, set the 2nd harmonic load impedance is set to a low impedance such as 0.01Ω. 
Set the 3rd harmonic load impedance to a high impedance such as 2500Ω. Set all other 
harmonic impedances to 50Ω. Perform load-pull analysis for the 1st harmonic 
2) Set the 1st harmonic load impedance computed in step 2 and perform source-pull 
analysis for the 1st harmonic 
3) Set the 1st harmonic source impedance computed in step 3 and repeat step 2. 
4) Set the 1st harmonic load impedances computed in step 4 and perform source-pull 
analysis for 2nd harmonic 
5) Set the 2nd harmonic source impedance computed in step 5 and perform source-pull 
analysis for 3rd harmonic. 
Fig. 29 Simplified schematic of harmonic tuned PA 
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After all steps are completed, the input and output impedances for the fundamental 
tone can be determined based on the harmonic input and output impedances computed in 
step 4 and step 5 above. Fig. 30 through Fig. 34 show the PAE contours (red) and the 
output power contours (blue) as the results of source/load-pull analysis from step 1 to 
step 6. 
 
Fig. 30 Result of load-pull analysis for the fundamental tone in step 1 
red – PAE contour/ blue – output power contour  
 
Fig. 31 Result of source-pull analysis for the fundamental tone in step 2 
red – PAE contour/ blue – output power contour  
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Fig. 32 Result of load-pull analysis for the fundamental tone in step 3 
red – PAE contour/ blue – output power contour  
 
Fig. 33 Result of source-pull analysis for 2
nd
 harmonic in step 4 
red – PAE contour/ blue – output power contour  
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Fig. 34 a) Result of source-pull analysis for 3
rd
 harmonic in step 5 (Region A=84.25%, Region B=88.25%, m1=87.25%) 
red – PAE contour/ blue – output power contour 
b) Swept area with PAE higher than 87% 
 
As shown in the Fig. 34a, the PAE is maximized when the 3rd harmonic input 
impedance is located within region B in pink, where 88.35% PAE is provided. However, 
it’s surprising that the PAE drops to 84.25% when the 3rd harmonic source impedance is 
shifted to region A in red, which is only about 15° away from region B. Due to the 
imperfect circuit implementation such as variation in transmission line length, the actual 
amplifier’s impedances will not be identical to the simulated impedances. It is quite 
difficult to terminate the 3rd harmonic with source impedance falls exactly into such a 
small region B. As shown in Fig. 34b, the area in the smith chart shaded by the blue lines 
represents the region of constant PAE of 87% over varying impedances. In most research 
papers, the 2nd and 3rd harmonic inputs are terminated with a short in order to obtain a 
sinusoidal drive signal at the transistor gate [5]. In this thesis design, a high impedance at 
maker m1 in Fig. 34 with PAE of 87.25% is chosen for 3rd harmonic input termination 
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instead in order to obtain a more stable PAE as the actual circuit impedances differ from 
the simulated impedances. 
6.5.Wave-Shaping Networks 
The wave-shaping network is a sub-network used to shape a particular voltage 
and current waveforms at the transistor drain or gate by terminating harmonics with 
specified impedances. In Class F amplifiers, the output wave-shaping network should 
shape a square waveform for the voltage and a half-sine waveform for current at the 
transistor drain. Moreover, a distorted sine voltage waveform should be seen at the gate 
because of the existence of the 2nd and 3rd harmonics.    
As shown in Fig. 35, the Class F amplifier is composed of the input/output sub-
matching networks and the input/output wave-shaping networks, which are part of the 
matching-networks. The wave-shaping networks must be taken into account when 
performing the source/load-pull analysis for the fundamental tone. Therefore, sub-
matching networks will be deisgned after the completion of wave-shaping networks.  
 
Fig. 35 Block diagram of the Class F amplifier 
 
In this thesis, two other versions of PAs with different wave-shaping network 
configurations were designed in addition to ver.1 PA. The simplified schematic of the 
Output Matching Network
Input Matching Network
Sub-
Matching
NetworkSub-
Matching
Network
Wave
shaping
NetworkWaveshaping
Network
Term
Term4
Z=50 Ohm
Num=4
CGH40010F_r4a_cree_package_40_r5
X2
crth=8.0
tcase=30
Cree CGH40010FP_1Tone
PORT2
Freq=1GHz
P=dbmtow(25)
Z=50
Num=2
 40 
 
wave-shaping networks for ver.2 and ver.3 PA are shown in Fig. 36 and Fig. 37. In ver.2 
PA, only the 2nd harmonic is controlled at the input. In ver.3 PA, both 2nd and 3rd 
harmonics are controlled. The simulated result shows that the PAE obtained in ver.2 PA 
is about 86% and the PAE obtained in ver. 3 PA is about 89%. Therefore, ver.3 PA will 
be used for the final design at the IEEE PA design contest.  
 
Fig. 36 Simplified circuit of ver.2 wave-shaping network 
 
 
Fig. 37 Simplified circuit of ver.3a wave-shaping network using open-circuit stubs 
 
In order to obtain the best PAE, the short and open presented to the harmonics at 
the transistor terminals should be optimized because these wave-shaping networks are 
serving as filters, which prevent harmonic power from being delivered to the load or 
source. The Wave-shaping network is also known as a harmonic trap because of its 
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ability to trap harmonics at the terminals of active devices. Those trapped harmonics got 
reflected back to the transistor and will possibly be down-converted to the fundamental 
signal so that the fundamental tone power can be boosted. 
 
6.5.1. Wave-Shaping Network Using Open-Circuit Stubs 
When designing the output wave-shaping network, the 3rd harmonic open circuit 
is designed first and then the 2nd harmonic short circuit. First of all, a λ3/4 open-circuit 
stub transforms impedance from an open to a short at node B in both Fig. 36 and Fig. 37. 
Then, the other λ3/4 transmission line between node A and B will provide a 180° shift at 
3fo and provides an open to the 3rd harmonic at the transistor drain. With the 3rd harmonic 
trap being part of the 2nd harmonic short circuit, the wave-shaping network can completed. 
At the output network, the drain is biased with 28VDC through a quarter-
wavelength transmission line with a decoupling capacitor connected to ground at the end. 
A short will be transformed to an open at node C for the fundamental tone and all odd 
harmonic while impedances will be kept unchanged for all even harmonics. In ver.2 
design, the short for the 2nd harmonic presented at node C will not be perfect because of 
the extra line length added by the decoupling capacitor at the end of the drain bias line. 
The impedance at node C is shifted clockwise away from the perfect short on the Smith 
chart and this shift will greatly impact the PAE. Moreover, a short-circuit stub is fixed 
and it is difficult to be modified after the circuit is milled. It may take a significant 
amount of work to tune the impedance of a short-circuit stub by drilling new holes to 
move the location of short. 
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In order to fix the imperfect 2nd harmonic short at node C, an additional quarter-
wavelength open-circuit stub at 2f0 is added to incorporate the drain bias transmission line 
in order to give a lower 2nd harmonic impedance at node C. Finally, a transmission line 
x2 as indicated in Fig. 37 is added between node B and node C. The length of x2 is 
optimized so that the distance between node A and node C is λ2/4. A short will still be 
seen by the 2nd harmonic at node A. 
The shape of the waveform at the gate in ver.3a PA is controlled by two quarter-
wavelength open-circuit stubs at the 2nd and the 3rd harmonic frequencies. As mentioned 
in section 6.4, a short at 2fo and an open at 3fo should be obtained at the gate. First of all, 
a λ2/4 and λ3/4 open-circuit stubs are added to node D so that an open will be transformed 
to a short for both the 2nd and 3rd harmonic. Then, a λ1/4 transmission line is added 
between the gate and node D in order to provide a 180° phase shift for all odd harmonics 
while keeping impedances unchanged for all even harmonics. A short at node D will be 
transformed to an open for the 3rd harmonic. A short will still be seen by the 2nd harmonic 
at the gate. When designing a quarter-wavelength transformer transforming an open to a 
short, low impedance transmission line is preferred.  
Z	  AB3AC … (16) 
According to equation (16), Zin gets smaller as Zo decreases. Zo is decreased by widening 
the microstrip line. On the contrary, a high impedance line is preferred when 
transforming a short to an open. Therefore, the width of a bias transmission line is 
designed to be a narrow with high characteristic impedance. However, a narrow 
transmission line will be heated up quickly due to the large ohmic resistance. A minimum 
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line width is restricted to be 30mils in the design to limit the heat generation in the 
transmission line and improve its ability to handle high power. 
The ADS schematic of the wave-shaping networks for ver. 3a PA is shown in Fig. 
38. Notice that the gate bias line is connected directly to the transistor gate instead of 
being connected to node D in Fig. 38 due to a stability issue. With the gate bias line 
attached to node D, the real part of the impedance seen by the gate at around 250MHz is 
very small causing unstable oscillation. This problem can be solved by relocating the bias 
line to the transistor gate.  The circuit configuration of ver.3b PA, which will be 
discussed in section 5.5.1, is similar to that of ver.3a PA except that the wave-shaping 
networks are designed using radial stubs instead of open-circuit stubs. Ver.3b PA is used 
as the final design in the competition. 
 
Fig. 38 ADS simplified schematic of ver.3a PA using open-stubs 
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6.5.2. Wave-Shaping Network Using Radial Stub 
 A λ/4 open-circuit stub can be used to obtain a RF short, but a better way to create 
a short is utilizing a radial-stub. Because of the larger fringing capacitance at the end of 
the radial-stub, it is able to provide a broader range of low impedance [10].  
A comparison table between the radial-stub and the open-circuit stub is shown in 
Table 6. Fig. 39 and Fig. 40 show the ADS schematic used to characterize the radial stub 
and the open-circuit stub. Both of the stubs are terminated with 50Ω at the input and 
output and the reflection coefficient S11 is obtained. Input impedances are calculated 
according to equation (17). 
  Table 6 Comparisons between a radial-stub and open-circuit stub 
Properties Radial-stub λ/4  Open-circuit stub 
Freq. range of low impedance Broader Narrower 
Bandwidth (filter) Wider Narrower 
Harmonic response Non-repeatable Repeatable 
Occupied Area @1GHz Smaller Larger 
Tuning 2-dimensional 1-dimensional 
 
 
Z	  Z"D"""9D""
 … (17) 
 
Fig. 39 Schematic of setup for characterizing the radial stub 
VAR
Radial_even14
A2_r_out=70 {-t} {-o}
W2_r_out=50 {-t} {-o}
L2_r_out=636.595 {t} {-o}
Eqn
VarTerm
Term1
Z=50 Ohm
Num=1
MRSTUB
Stub16
Angle=A2_r_out
L=L2_r_out mil
Wi=W2_r_out mil
Subst="MSub1"
Term
Term6
Z=50 Ohm
Num=5
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Fig. 40 Schematic of setup for characterizing the open-circuit stub 
 
 
a)  Magnitude of input impedance                         b) Attenuation (dB) 
Fig. 41 Input impedances and attenuations for circuit in Fig. 39 (blue) and Fig. 40 (red) 
 
As shown in Fig. 41a, the radial stub provides a broader frequency range of low 
impedance than the open-circuit stub does. Hence, the performance of the wave-shaping 
network will be less susceptible to the variation of transmission line length when using a 
radial stub solution.  
Moreover, Fig. 41b shows that the radial stub has a wider bandwidth than the 
open-circuit stub does when serving as a notch filter. Because of the wider bandwidth, the 
wave-shaping network using radial stubs is able to trap harmonic power more effectively 
than the one using open-circuit stubs. Thus, it gives advantages when designing harmonic 
open and short circuits with the use of radial stub. It is also beneficial to use radial-stub 
VAR
VAR12_1GHz1
W50_2=90.192520
Eqn
Var
VAR
VAR9_1GHz1
waveL_2=4213.700787
Eqn
Var
Term
Term1
Z=50 Ohm
Num=1 MLOC
TL426
L=(waveL_2/4) mil
W=W50_2 mil
Subst="MSub1"
Term
Term8
Z=50 Ohm
Num=6
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when one does not want repetitive impedance response to be harmonically related as 
shown in Fig. 42. 
 
Fig. 42  Impedance response of Fig. 39 (blue) and Fig. 40 (red) for harmonics  
 
In this project, the use of radial-stub is emphasized. The simplified ver.3b wave-
shaping networks using radial stubs are shown in Fig. 43. Each radial-stub controls one 
specific harmonic. There are 3 parameters in radial-stub can be adjusted: the angle of arc, 
the length of stub, and the junction width. In order to obtain a better short, the angle 
should be set as wide as possible in order to increase the fringing capacitance at the end 
of the stub that provides a broader range of low impedance [10]. The junction width 
should be set as narrow as possible so that the fringing effect at the junction can be 
minimized [10]. In this project, the angle and the junction width are fixed to be 70° and 
30mils; meanwhile the length is adjusted to provide an optimum short for different 
harmonics.  
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Fig. 43 Simplified circuit of ver. 3b wave-shaping networks using radial-stubs 
 
The ADS schematic of the ver.2 wave-shaping networks using open-circuit stubs 
is shown in Fig. 44. The ADS schematic of ver.3b wave-shaping networks is shown in 
Fig. 45. After designing the wave-shaping networks, the input and output harmonic 
impedances need to be verified before proceeding to the next step. The reflection 
coefficients S11 and impedances are measured at the gate and drain so that the 
functionality of wave-shaping networks can be verified. The gate input impedance and 
drain output impedance of ver. 2 and ver.3b wave-shaping networks are shown in Fig. 46 
and Fig. 47.
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Fig. 44 ADS schematic of ver. 2 PA wave-shaping networks using open-circuit stubs 
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Fig. 45 ADS schematic of ver. 3b PA wave-shaping networks using radial-stubs 
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Fig. 46 Reflection coefficient of input (left) and output (right) wave-shaping networks for ver.2 
 
 
 
Fig. 47 Reflection coefficient of input (left) and output (right) wave-shaping networks for ver.3b 
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As shown in Table 7, the optimized input and output impedances at 2GHz in 
ver.3b are generally lower than those in ver.2. It shows that ver.3b PA is able to provide a 
better short than ver.2b PA for 2nd harmonic while providing a good high impedance 
termination to 3rd harmonic. 
Table 7 Input and output impedance for ver.2 and ver.3 wave-shaping networks 
Freq Version Source impedance (Ω) at Gate Load impedance (Ω) at Drain 
2GHz 2 0.1-j0.05 0.15+j2.7 3b j0.05 0.1+j0.4 
3GHz 2 Not controlled 3.35+j3028.3 3b 0+j2299 0.15+j999.9 
 
 
6.6.Source/ Load-Pull Analysis For The Fundamental Signal 
 After designing the wave-shaping networks, the optimum 1st harmonic input and 
output termination impedances are determined next by performing source-pull and load-
pull analysis for the fundamental tone. When designing the sub-matching networks, keep 
in mind that the wave-shaping networks are part of the impedance-matching networks 
and must be taken into account when performing source/load-pull analysis.  Load-pull 
analysis will be performed first followed by the source-pull analysis.  
Initially, set all pre-determined harmonic impedances to the values obtained in 
section 5.4. Set low impedance, for example j0.001Ω, for the 2nd harmonic input/output 
terminations. Then set a high impedance, for example j1000Ω, for the 3rd harmonic 
input/output terminations. The result of load-pull analysis is shown in Fig. 48. The 
optimum load impedance for the fundamental signal is (12.8+j*6.55) Ω, which is able to 
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provide PAE of 88.86%. The output power of the system with this optimum load 
impedance is expected to be less than 41.77dBm (See marker m2 in Fig. 48). 
In the next procedure, source-pull analysis is performed based on the previously 
determined load impedance from above. In Fig. 49, the result of source-pull analysis 
shows that the optimum source impedance is (6.45+j*16.1) Ω with improved PAE of 
89.31%. The marker m1 is located close to marker m2, which indicates that an 
approximate output power of 38.07dBm is expected from the amplifier. The expected 
source impedances at the gate and load impedances at the drain for all the harmonics 
being controlled are shown in Table 8. The experimental impedances of the final PA will 
be compared with the theoretical impedances in order to verify the quality of wave-
shaping networks.  
 
Fig. 48 Load-pull analysis contour plot for the fundamental tone 
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Fig. 49 Source-pull analysis contour plot for the fundamental tone 
 
 
Fig. 50 S11 Sweeping region for Load-pull (top) and Source-pull (bottom) analysis 
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The selected sweeping regions for the load-pull and source-pull analysis are 
represented by the red circular area in Fig.50. Also, the marker m3 can be moved around 
so that the location with the highest PAE can be figured out. The optimum impedances 
must be covered by this area and one needs to adjust the values of S11_rho and 
S11_center in Fig. 28 in order to experience the best coverage. 
Table 8 Optimum impedance terminations at different harmonic frequencies 
Frequency Source impedance (Ω) at Gate Load impedance (Ω) at Drain 
Fundamental 53.45+j16.55 39.35+j33.35 
2nd ∞ 0 
3rd ∞ ∞ 
 
6.7.Impedance-Matching Networks 
After defining all the required impedances, impedance-matching networks are to 
be designed. Input and output matching networks are intentionally kept as simple as 
possible in size in order to save space and reduce material costs. Therefore, a quarter-
wavelength transformer is purposely avoided for impedance transformation from a low 
resistance to 50Ω. A series transmission line, which acts as the connection between the 
wave-shaping networks and the sub-matching networks, is added after the wave-shaping 
networks and the target input/output impedances are shifted from point A to point B in 
Fig. 51 (load) and Fig. 52 (source). Next, shunt open-circuit stubs are used at the input 
and output to shift impedances, along the admittance circles, from 50Ω to point B in Fig. 
51/ 52. The lengths of the microstrip lines are listed in the Table 9 below. With only one 
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tunable open-circuit stub for input/output impedance-matching, the tuning process for 
optimizing the fundamental termination impedances is made easier.  
Fig 51 and Fig. 52 show the impedance sub-matching networks at the input and 
output to match the 50Ω to the impedances at point A. With a series transmission line 
added after the wave-shaping networks, the load-pull and source-pull analysis is 
conducted again and the results are shown in Fig. 53 for load termination and Fig. 54 for 
source termination.  The optimum source and load impedances in Fig. 53 / 54 have the 
same values as where point B is located in Fig. 51 / 52. This consistent result has verified 
the correctness of the source/load-pull analysis and confirmed the optimum termination 
impedances. The ADS schematic of the final PA for the design competition is shown in 
Fig. 55.   
Table 9 Length of micro-strip lines as the results of impedance matching at input and output 
Termination Length (degree °) 
Series transmission line Shunt stub 
Load L1=36.286 L3=53.335 
Source L2=33.725 L4=72.984 
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Fig. 51 Output sub-matching network design 
 
 
Fig. 52 Input sub-matching network design 
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Fig. 53 Load-pull analysis contour for the fundamental tone with L1 added in Table 9 
 
 
Fig. 54 Source-pull analysis contour for the fundamental tone with L2 added in Table 9
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Fig. 55 ADS schematic of the final version PA (ver. 3b) 
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6.8.Simulation Results 
 
 
Fig. 56 ADS Simulated drain current (left) and drain voltage (right) waveforms of ver. 3b PA 
a) Harmonic current    c) Total current 
b) Harmonic voltage    d) Total voltage 
 
 
 
Fig. 57 a) Drain and b) output power spectrum of ver. 3b PA 
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Fig. 56 displays the simulated harmonic voltage a) and current c) waveforms 
appearing at the drain. The 1st (red) and 3rd (blue) harmonic voltage waveforms ought to 
be out of phase with each other in order to create the drain voltage waveform as shown in 
Fig. 56d. For the current waveform, the 1st (red) and 2nd (blue) harmonic current 
waveforms ought to be in phase with each other in order to create the drain current 
waveform as shown in Fig. 56b. The drain current waveform is asymmetrical and a 
portion of it goes below the zero current. The below zero current is mainly caused by the 
package parasitic capacitance and inductance of the transistor, results in an imperfect out-
of-phase shift between the 1st harmonic and the 2nd harmonic current waveforms. 
In Fig. 57, the drain power spectrum is shown on the left and output power 
spectrum is shown on the right. According to the functionality of Class F output wave-
shaping networks, the 2nd harmonic power at the drain is expected to be very low. The 
value is -6.782dBm as indicated by m2 in Fig. 57a. The 3rd harmonic power at the drain is 
expected to be high, which is 25.601dBm as indicated by m14 in Fig. 57a. On the other 
hand, the wave-shaping network also works as a filter, which provides the 3rd harmonic 
attenuation of 50.497dB. As shown in Fig. 57b, the 3rd harmonic power is suppressed 
down to -24.896dBm at the output, while passing the fundamental signal without loss. 
Since only the fundamental tone and 3rd harmonic are present at the drain, the 
functionality of the output wave-shaping network has been verified. 
The normalized drain voltage and current waveforms in simulation with and 
without harmonics involved are shown in Fig. 58. The shaded overlapping area represents 
the period, where device power is being consumed. In Fig. 58a, the wave-shaping 
network is not functioning at all due to the lack of harmonics. The overlapping area in 
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Fig. 58b is obviously less than the one in Fig. 58a. It confirms that the wave-shaping 
network helps reducing the switching loss by appropriately shaping the waveforms. 
 
a) Without wave-shaping networks   b)    With wave-shaping networks 
Fig. 58 Overlap between voltage and current waveforms for ver.3b PA with and without wave-shaping networks 
 
The simulated performance of the final design is shown in Table 10. 38.35dBm 
power has been delivered to the 50Ω load with PAE of 88.965% and efficiency of 
89.26%. The amplifier is able to provide gain of 13.35dB with an input power of 25dBm. 
DC power of 38.84dBm has been drawn by the amplifier with 28V drain bias voltage and 
0.31A drain DC current. The plot of PAE vs. Pin in Fig. 61 shows that the peak PAE 
occurs at Pin=25.5dBm, which is close to the initial expectation of 25dBm in Table 1. Fig. 
62 shows the plot of Pout vs. Pin and 1 dB compression point at Pin=21dBm can be 
figured out from this plot. Since PAE is the only figure of merit being focused on, the 
simulated 1dB compression point will be used as a reference only. The 1dB compression 
point will be will be compared with the experimental 1dB compression point for 
verifying the accuracy of the simulation. 
Fig. 59 shows that the output voltage and current waveforms are approximately 
sinusoidal, which implies that very little power is found in the harmonics. Class F 
amplifiers show the ability to trap harmonics within input and output filters. The 
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harmonic frequencies would possibly be down-converted back to the fundamental 
frequency due to device nonlinearity and re-contributed to the load. This is one of the 
major advantages of class F PA over other types of PA. The gate voltage and current 
waveforms are shown in Fig. 60. The distorted sine waveform as shown in Fig. 60 for the 
gate voltage is expected because of the existence of both 2nd and 3rd harmonics. 
Table 10 ADS simulated result of ver.3b PA 
 
 
Fig. 59 Simulated output a) voltage and b) current waveform for ver.3b PA 
 
Fig. 60 Simulated gate a) voltage and b) current waveform for ver.3b PA 
Freq Pin Pout Pdc 
1GHz 
0.316W 25dBm 6.831W 38.35dBm 7.644W 38.83dBm 
Transducer Gain PAE Efficiency η 
13.35dB 88.965% 89.26% 
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Fig. 61 Simulated PAE vs. Pin for ver.3b PA 
 
 
Fig. 62 Simulated Pout vs. Pin for ver.3b PA  
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6.9.Input And Output Impedance Verification 
 Once the ADS schematic is completed, the input and output impedances of the 
design must be verified. The Smith chart in Fig. 63 on the left shows the input impedance 
of the PA seen at the gate and the output impedance seen at the drain is shown on the 
right. 
 
Fig. 63 Simulated input (left) and output (right) impedances for ver.3b PA at frequency from 1GHz to 3GHz 
m31/m17 @ 1GHz , m4/m21 @ 2GHz, m19/m30 @ 3GHz 
As shown in Table 11, the simulated impedances are somewhat close to the 
expected impedances in Table 8. At the 2nd harmonic frequency, the input and output 
impedances are small enough to be considered a short. At the 3rd harmonic frequency, the 
source and load impedances are purely imaginary with a large value, the values are large 
enough to be considered an open, which consumes no power. 
Table 11 Input and output impedance at gate and drain in schematic simulation 
Frequency Input impedance (Ω) Output impedance (Ω) 
1GHz 61.75+j3.25 38.85+j28.4 
2GHz 0.0097+j0.0169 j0.4 
3GHz 0.4-j5931.85 0.2+j999.95 
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6.10. Layout Generation And Momentum Simulation 
After verifying the impedances in schematic, the circuit layout in Fig. 64 can be 
directly translated from ADS schematic. Note that metal pads have been added in the 
layout as ground plane and power supply connection in the layout. 
Next, the EM simulator Momentum can be used to accurately calculate the input 
and output impedances with electromagnetic coupling effect taken into account. First, all 
coupling capacitors, decoupling capacitors, inductors and grounds must be removed in 
the schematic before the layout is generated. Then, port terminations are defined using 
port editor in the layout with specified termination impedances. Ports with low 
impedance, for example 0.001Ω, are used to replace all grounds. Ports with 50Ω are used 
as RF input and output terminations. A snapshot of the Momentum simulation option is 
shown in Fig. 65.  
There are 2 simulation modes; Microwave mode and RF mode can be selected in 
Momentum. Microwave mode is only used when designs require full-wave 
electromagnetic simulation that involves radiation effects. The RF mode is used for 
designs that are geometrically complex, but do not radiate. The RF mode provides much 
faster computation than Microwave mode does. In this project, RF Mode was chosen 
instead of Microwave mode for faster computation since this power amplifier is assumed 
to not radiate.  Then, the simulation control panel in Fig. 66 needs to be set up in order to 
define the spanning frequency for the simulation. 
The S-parameters obtained in Momentum are shown in Fig. 67 and Fig. 68. The 
impedances at different harmonic frequencies are also listed in Table 12. It shows that the 
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impedances from Momentum simulation are close to those from schematic simulation in 
Table 11.   
 
 
Fig. 64 Layout of ver.3b PA 
 
 
 Fig. 65 Momentum simulation option in layout  
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Fig. 66 Momentum simulation control setup 
 
 
 
Fig. 67 Momentum Input impedance for ver.3b PA 
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Fig. 68 Momentum Output impedance for ver.3b PA 
 
Table 12 Impedances at gate and drain by Momentum simulation 
Frequency Input impedance (Ω) Output impedance (Ω) 
1GHz 49.5+j5.8 39.05+j25.5 
2GHz j2.35 j8.15 
3GHz -j655.2 15.95+j3180.05 
 
 
6.11. PCB fabrication 
In this project, the RT/duroid 5870 high frequency laminate from Rogers 
Corporation is used. This substrate material is excellent for stripline and microstrip 
applications. Because of the uniform dielectric constant over a wide range of frequency 
and the low dissipation factor of RT/duroid 5870, it extends its usefulness compared to 
FR-4 substrate in high frequency Ku-band and above. In this project, PCB material with 
1oz. copper cladding with a height of 1.38mils is used. The LineCalc application from 
ADS is able to calculate the width and the length of microstrip line given the 
characteristics impedance and electrical distance or vice versa at 1GHz.  Some important 
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characteristics of RT/duroid 5870 such as dielectric constant, height of board and 
conductivity that defined in ADS LineCalc are shown below in Fig. 69.  
 
Fig. 69 ADS LineCalc calculation for RT/duroid 5870 at 1GHz 
 
After verifying the impedances in schematic and layout, the Gerber files is created 
from the layout and the circuit is milled on the RT/duroid 5870 board. During the RF 
operation, heat generation of the active device would be one of the biggest problems 
causing degradation in performance. Therefore, the transistor has to be mounted right on 
a heat sink in order to disperse generated heat. In this project, a large piece of aluminum 
plate is used as a heat sink and the skeleton to support the PA. The transistor is mounted 
on the aluminum plate with thermal paste glued in between in order to maximize heat 
transfer. The PA consists of two parts, the input board and output board. The dimension 
of input board is 3 in. x 3.73 in. and the dimension of output board is 3 in. x 2.96 in. 
SMA connectors are inserted at the input and output terminals. Banana plugs must 
be used for power connection as required by the competition rules. Vias are created by 
putting wire through drilled holes or inserting long copper tape through cut slits as 
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connection bridges between top and bottom ground planes. Vias should cover as much 
area as possible on the PA in order to provide the same reference level between the top 
and bottom ground planes. Components are then soldered on the board. 0.1uF capacitors 
are used as coupling capacitors at the input and output board. A 0.1uF capacitor is used as 
a decoupling capacitor in the gate bias. 0.1uF/100pF/33pF/10pF capacitors are put in 
parallel and used as decoupling capacitors in drain bias. A picture of the final version PA 
is shown in Fig. 70. 
Theoretically, a large capacitor should act like a perfect short to all frequency up 
from DC signal; however, this assumption cannot be held anymore as the frequency 
passes beyond the capacitor resonant frequency.  The model of capacitors is composed of 
a series RLC circuit as shown in Fig. 71, where the parasitic resistance and inductance 
come along with the device package. An example of a 1nF capacitor characteristic is 
shown in Fig. 72. It shows that the capacitor becomes inductive with insertion loss or 
impedance increases as the frequency increases beyond its resonant frequency of 
300MHz. Hence, capacitors with resonant frequency higher than the operating frequency 
should be picked. In general, the resonant frequency of larger capacitors is lower than 
that of smaller capacitors. Therefore, large and small values of capacitor in parallel 
should be used in order to provide effective shorts at both high and low frequencies in the 
PA [11]. This is also one of the common techniques for stabilizing an amplifier by 
putting a set of capacitors in parallel so that the parallel capacitance doesn’t resonate with 
the body inductance of the rest of the circuit. 
Inductors with large impedance at high frequency especially the fundamental 
frequency should be chosen so that a good AC block can be provided to the signals. In 
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this project, the inductor BL01RN1A from Murata Manufacturing Co. is used as RF 
choke in biasing. The measured impedance of BL01RN1A is shown in section 6.6 Fig. 91. 
 
Fig. 70 Final version PA for the PA design competition 
 
Fig. 71 Model of capacitor 
 
Fig. 72 Example of a 0.1nF capacitor characteristic (Thick- Ideal / Thin-Experimental) [12]  
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7. EXPERIMENTAL TESTING 
After ver. 3b PA is built, it’s time to test and verify the performance of the PA. 
The PA is designed to take an input power of 25dBm. Pin=25dBm will be used first and 
lower levels of input power will be tested later. However, the signal generator available 
in the lab can only output a maximum power of 20dBm. A pre-amplifier is required to 
boost the output power of signal generator up to 25dBm before feeding the PA. Two 
amplifiers were fabricated. One is used in the pre-amp stage and the second one is used in 
the post-amp stage as the device under test (DUT).  
A simplified block diagram for testing the PA is shown in Fig. 73. The signal 
generator at the front end outputs a sinusoidal wave at 1GHz and the pre-amp is 
connected to produce a signal power of 25dBm. Then an isolator A1 is placed between 
the pre-amp and post-amp, which will be discussed in section 6.1. The pre-amp and post-
amp are designed and optimized based on 50Ω input and output termination impedances. 
However, impedance Z1 and Z2 in Fig.73 are not 50Ω, which would impact the system 
performance if both amplifiers are cascaded directly. For this reason, an isolator A1 must 
be placed in between acting like an isolator in order to separate the two amplifiers so that 
50Ω can be seen by both of them. In this case, a dual directional coupler (#HP778D) and 
a 6dB attenuator (#HP60152) are used as A1 in the test.  
Since the DUT (ver.3b PA) is expected to have output power of at least 38dBm, it 
is going to damage the measuring equipments if it were directly coupled to the test 
receiver. In order to protect the equipment from being overloaded, a high power 
attenuator (#MICROLAB AD-20N) A2 is placed in between to attenuate the signal down 
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to an acceptable power level for the measuring equipment. Before taking any 
measurement, all the components must be characterized and an appropriate output power 
of the signal generator needs to be figured out so that 25dBm input power is fed to the 
post-amp. 
 
Fig. 73 Block diagram of test setup 
7.1.Isolator A1 Characterization 
 Fig. 74 shows the cascaded components within isolator A1, which includes a 
directional coupler and a 6dB attenuator. The purpose of A1 is to provide 50Ω impedance 
to the output of pre-amp and 50Ω impedance to the input of post-amp. The functionality 
of A1 is confirmed below in Fig. 75a and b showing that S11sand S22 locate around the 
center of smith chart over the spanned frequency. In Table 13, the output power of the 
signal generator and the input power of the power meter are measured at different power 
levels and the insertion loss of A1 is calculated. The average A1 insertion loss is 6.69dB 
and the transmission gain S12 is shown in Fig. 76. 
 
Fig. 74  Cascaded components in isolator A1 
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Fig. 75 S11 (left) and S22 (right) of A1 
 
Table 13 Measurement of A1 Insertion loss 
Signal generator  
Output power 19.4dBm 14.4dBm 9.4dBm 4.4dBm -0.6dBm 
Power meter  
Input power 12.65dBm 7.7dBm 2.75dBm -2.28dBm -7.27dBm 
A1 Insertion loss 6.75dB 6.7dB 6.65dB 6.68dB 6.67dB 
A1 Insertion loss = (Signal Generator output – Power meter input) 
A1 average insertion loss @ 1GHz = 6.69dB 
 
 
Fig. 76 S12 parameter of A1 
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7.2.A1 Characterization With Pre-Amp And DUT Attached 
 
 
Fig. 77 Block diagram of cascaded components 
 
         10 
Fig. 78 S11a and S22a of cascaded component (Pre-amp + Isolator A1 + Post-amp) in Fig. 77 
 
 The functionality of the A1 has been further confirmed by S11a and S22b 
parameters in Fig. 77 with both pre-amp and post-amp attached at both ends of A1. The 
impedances from 1GHz to 3GHz are around the center of Smith chart, proving that the 
pre-amp sees approximately 50Ω at its output and DUT sees approximately 50Ω at its 
input at the harmonic frequencies. However, the imperfect impedances being seen at the 
fundamental frequency may impact the accuracy of PAE measurement. As shown on the 
right of the Smith charts in Fig. 78, the input impedance is (44.25-j11.56) Ω and the 
output impedance is (61.33+j14.17) Ω at the fundamental frequency. 
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7.3.High Power Attenuator A2 Characterization 
 
 
Fig. 79 S11 of attenuator A2 
 
Table 14 Insertion loss of A2 
Signal Generator Pout 20dBm 15dBm 10dBm 
Power meter reading -16.95dBm -21.77dBm -26.3dBm 
A2 Insertion loss 36.98dB 36.77dB 36.4dB 
 
A2 Average insertion loss S21 @ 1GHz = 36.71dB 
 
The S11 parameter of the output attenuator with frequency swept from 500MHz 
to 3GHz, is captured by the VNA and the result is shown in Fig. 79. The input impedance 
provided by the power attenuator will be seen by the post-amp at its output. At 1GHz, 
S11 is located near the center of smith chart and gives an impedance of (51.743+j6.442) 
Ω, which is close to 50Ω. This is very important since the DUT has a high output power 
that will be fed to A2. A mismatch at the DUT output will directly affect the system 
performance. Moreover, the average of insertion loss S21 of 36.71dB at 1GHz is 
calculated and shown in Table 14. 
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7.4.Gate Bias Voltage Determination 
Even though the ADS transistor model is designed specifically for the HEMT 
being used, there is a discrepancy between the model and the actual transistor. In order to 
obtain the same set of active device S-parameters in the experiment as those in simulation, 
the simulated and experimental drain bias currents must be the same. The gate voltage 
was manually adjusted until the desired drain bias current of 0.32A was reached while 
maintaining a minimum required output power of 37dBm. The drain bias current is 
shown to be 0.32A from the simulation and the experimental gate voltage is found out to 
be -3.15V in order to obtain this drain current. The maximum PAE is expected when 
Vd=28V and Pin=25dBm are used. Fig. 80 shows the experimental PAE as a function of 
gate bias voltage. A maximum PAE of 71.31% is measured at Vg=-3.1V with Id=0.321.  
 
 
Fig. 80 Gate bias voltage vs. PAE (Vd=28V) of DUT 
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 78 
 
7.5.Measurement Of PAE, Efficiency And Gain 
Measurement of PAE, efficiency and gain will be illustrated in this section. 
According to the simulated result, the maximum PAE is expected to be 89% with input 
power of 25dBm. This is consistent and confirmed in the experimental measurement 
shown in Fig. 81, where the maximum PAE of 71.31% is reached at 25dBm input power 
level. In theory, PAE would increase as the input power increases. However, the PAE 
starts decreasing as the input power goes beyond 25dBm, which implies that the signal is 
being clipped and the PA becomes saturated.  
 
Fig. 81 PAE vs. Pin (Vd=28V, Vg=-3.1V) of DUT 
 
Moreover, the efficiency and the gain are also shown in Fig. 81. The peak 
efficiency η of 75.3% occurs at Pin=28dBm. At Pin=25dBm, the measured efficiency and 
gain of the PA are 73.95% and 13.22dB. The gain of the PA is expected to be between 
12dB and 14dB as mentioned in section 2, which is also confirmed. Furthermore, the 
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PAE as a function of output power is shown in Fig. 82 and the maximum PAE is obtained 
with output power of 38.5dBm.  
 
Fig. 82 Experimental PAE vs. Pout (Vd=28v, Vg=-3.1v) of DUT 
 
The PAE as a function of gate voltage at different input power levels are shown in 
Fig. 83. It verifies that the PA obtains the best PAE when the input power is 25dBm and 
PAE drops as the input power decreases. In the PA design contest, the measured PAE of 
the PA was 78.48% at 1GHz outputting 38.6dBm power with input power of 23.7dBm in 
the 1st run.  
Input power of 25dBm couldn’t be obtained at the 1st measurement in the PA 
design contest due to the incapability of the preamplifier to output 25dBm at 1GHz. In 
the 2nd measurement, a different preamplifier was used to boost the signal to 25dBm. The 
measured PAE was about 75%, which is less than previous measured PAE of 78.48% 
when 23.7dBm input power was used. In theory, a better PAE should be obtained with 
higher input power. Because of the change of the pre-amp in such a short time, the 
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equipments may not be fully calibrated as well as those in the former setup that the PAE 
measurement may be impacted. Fig. 84 shows a diagram of the PAE measurement setup 
used in the PA design contest. The output power of network analyzer was adjusted so that 
25dBm power was fed to the DUT. The output power of the DUT was attenuated and 
measured. The operating frequency, gate bias and drain bias voltage were reported to the 
staff beforehand and PAE measurement was taken with no tuning allowed. All bias 
connections have to be banana plugs. 
 
Fig. 83  Vg vs. PAE of DUT at different Pin level 
 
 
Fig. 84 PAE measurement setup in the PA design contest 
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Next, the 1 dB compression point is measured in order to find out when the PA 
starts to become saturated. Fig. 85 shows that the 1 dB compression point of the system. 
The measured input P_1dB is 22dBm. 
 
Fig. 85 Output power vs. input power of DUT (● – 1dB compression point) 
 
In Fig. 86, a photo of the test setup in Fig. 73 is shown and the parts are cascaded 
in ascending order. A picture of the pre-amplifier is shown in Fig. 87, which is the 1st 
version PA that recovered from instability by adding a parallel RC circuit at the gate to 
increase the real part of impedance at low frequencies, removing the input wave-shaping 
network and relocating the input RF choke to the transistor gate. The modifications of the 
ver. 1 PA were indicated in Fig. 86. 
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Fig. 86 Picture of the lab test setup in Fig. 73 (Parts are connected in ascending order) 
(1) Signal Generator -> (2) Pre-Amp -> (3) Isolator A1 -> (4) DUT -> (5) Power Attenuator A2 -> (6) Power meter 
 
 
Fig. 87 Picture of ver.1 PA as the pre-amplifier used for experimental test 
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7.6.Input And Output Impedances Measured At Gate And Drain 
Fig. 88 and Fig. 89 below demonstrate the way to measure the input and output 
impedances of the actual PA. The input and output boards are separated from the 
transistor. Then SMA connectors are soldered at the gate and drain for testing purposes. 
Two 50Ω terminations from calibration kits are used to terminate the RF port of the input 
and output boards. The input and output boards are connected directly to the VNA for the 
S11 parameter measurements. Reference plane offset needs to be set on the VNA so that 
the line length of SMA (m/m) connector and the PA SMA connector in Fig. 90 are taken 
into account for the S11 measurement. The reference plane offset in the experiment was 
set to 3.5759cm or 119.318ps. Fig. 89 shows the setup of S11 measurement for the output 
board. The gate and drain impedances can be figured out easily by looking at the 
measured impedances form the VNA. 
Finally, the boards are fine tuned by cutting microstrip line or adding copper tape to the 
circuit in order to match 
the experimental 
impedances to the 
optimum impedances 
obtained in the simulation. 
By tuning the open-
circuits stub in the 
impedance sub-matching 
networks,  
Fig. 88 Picture of separated final input and output boards 
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Fig. 89 Impedance measurement setup for the output board 
the fundamental termination impedance can be changed. By tuning the radial stubs and 
the open-circuit stub in the wave-shaping networks, the harmonic termination 
impedances can be changed.   
In Fig. 90 and Fig. 91 above, the reflection coefficients S11 of the input and 
output boards are measured at the gate and drain under Network Analyzer and the 
corresponding impedances at different harmonic frequencies are shown in Table 15. The 
impedances of the actual PA will then be compared with the optimum impedances 
obtained in Momentum simulation in Table 12. The measured impedances are considered 
to be desirable but not perfect. At the2nd harmonic frequency, a low impedance is 
obtained at the input and output. At the 3rd harmonic frequency, a high impedance is 
obtained at the output. However, an expected impedance of (46.1-j81.3) Ω is obtained at 
3rd harmonic frequency. This unanticipated result is caused by the low input impedance 
of RF choke in the gate bias line at 1GHz and 3GHz. 
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Fig. 90 Input impedance of the final PA at gate 
 
Fig. 91 Output impedance of the final PA at drain 
 
Table 15 Input and output impedances of final PA measured at gate and drain 
Frequency Input impedance (Ω) Output impedance (Ω) 
1GHz 50.733-j1.663 30.171+j15.705 
2GHz 2.098-j2.137 1.022+j2.466 
3GHz 46.109-j81.306 35.126+j825.348 
 
The S11 measurement diagram for RF choke is shown in Fig.92. The impedances 
of RF choke from 1GHz to 3GHz are plotted in Fig. 93 below, and it shows that the RF 
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choke impedance decreases as the frequency increases. The RF choke used in the 
simulation is assumed to be ideal and have a high impedance at fundamental and 
harmonic frequencies. However, the actual input impedance of the RF choke is only 
(73.1-j20.5) Ω at 3GHz. This low impedance will drag down the 3rd harmonic input 
impedance of the circuit dramatically when the RF choke is put in shunt with the input 
network. This explains why the 3rd harmonic input impedance is not large as expected. 
Because of the imperfect impedances seen at the gate and drain, the system performance 
may be impacted.  
 
Fig. 92 RF choke S11 measurement diagram 
 
 
Fig. 93 S11 parameter of RF chokes used in the final PA 
 87 
 
7.7.Output Power Spectrum Of The PA 
 
 
Fig. 94 Output power spectrum of DUT 
 
Fig. 94 above shows the measured output power spectrum taken by the spectrum 
analyzer with a high power attenuator A2 attached right after the DUT. An attenuation of 
36.72dB for power attenuator A2 is calculated in section 6.2. This A2 attenuation must be 
taken into account and compensated when calculating the output power of the DUT. 
Harmonic power is greatly suppressed by the output filter, which gives attenuation of 
greater than 30dB and 70dB to 2nd and 3rd harmonics from the fundamental tone power. 
Moreover, higher order harmonics have negligible power compare to the fundamental 
signal power. This proves that the output wave-shaping network is doing a good job 
blocking harmonic power from being delivered to the load.  
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8. CONCLUSION 
 This amplifier was originally designed to operate at 1GHz and provide high PAE 
of 80% with fixed input power of 25dBm. The simulated performance is compared with 
experimental performance and the actual performance measured in the PA design contest 
in Table 16.  
The PAE measured in the lab was 71.31% and the simulated PAE was 88.97% as 
shown in Table 16. The difference in PAE between the experimental result and the 
simulated result is 17.66%. This discrepancy is probably caused by the imperfect 
calibration of equipment in lab and inaccurate components’ value that were used for the 
measurement. Since the pre-amplifier and post-amplifier were designed based on 50Ω 
terminations, a mismatch of termination impedances provided by isolator A1, as shown in 
section 6.2, could have a great impact on system performance as well as PAE. As 
mentioned in section 6.6, the low input impedances of RF choke for the fundamental 
signal and harmonics is one of the reasons causing low experimental PAE. Moreover, 
because of the heat generated within the power attenuator A2 when attenuating such a 
high power from the post-amp, the attenuation may not be constant as the temperature 
increases. This attenuation variation of the power attenuator will impact the PAE 
measurement extremely. All components such as capacitors and RF chokes are assumed 
to be ideal in the simulation without measuring equipment error. Therefore, the PAE 
obtained in the simulation is the best in Table 16. However, the simulated circuit is still 
considered a good model representing the actual PA because the 1dB compression point, 
the S-parameters of transistor, the drain current of the amplifier and the output power 
obtained in experiment are close to those obtained in simulation.   
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The PAE obtained in the PA design contest was 78.48% with an input power of 
23.7dBm. The input power of 23.7dBm was applied to the PA instead of 25dBm input 
power due to the incapability of the equipments to output 25dBm power at 1 GHz in the 
contest. The PAE is expected to be higher if an optimum input power of 25dBm was 
applied. This has been proved in Fig.61 showing that the best PAE is obtained when 
input power of 25dBm is used. The PA contest measurement diagram is shown in Fig. 84. 
A brief procedure for PAE measurement in the contest is mentioned in section 7.6. 
The winning design of the competition was a Class J amplifier, which was able to 
provide a weighted PAE of 102.13% and an intrinsic PAE of 74.63% operating at 
3.5GHz. The weighted PAE, which was equal to (PAEintrinsic) * FreqGHz

"/L, was 
used as the final score to determine the performance of PA. Even though the PA in this 
project was able to provide an intrinsic PAE of 78.48%, the weighted PAE was the same 
since the weighting factor was 1. A picture of the official PAE measurement from the PA 
design contest is shown in Fig. 95. In the contest, most of the PAs were designed base on 
Class F or Class F-1 topology. The output power and drain current were measured for the 
PAE calculation with the drain voltage and input power given. 
For students, who participate in the PA design contest in the future, some 
improvements or changes can be made to this Class F amplifier design. First of all, a 
higher operating frequency is recommended in order to obtain a higher weighting factor. 
It is easier to obtain a moderate PAE at higher operating frequency such as 2GHz than 
obtaining a high PAE at low operating frequency such as 1GHz. In the contest, many of 
the participants used frequency of 3.5GHz or above in their design, which was able to 
provide an intrinsic PAE of 65% - 70%. With a weighting factor applied, those PAs were 
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able to achieve a final score of 90 or higher. However, it would be difficult to obtain an 
intrinsic PAE of 90% if 1GHz was used. Second, RF chokes that provide high impedance 
of at least 500Ω to the fundamental signal and controlled harmonics should be used. That 
would avoid waveform distortion at the gate and drain and provide proper waveforms for 
Class F operation. As shown in Fig. 93, the RF choke provides low impedance of (42.61-
j192.34) Ω to 1GHz and (73.07-j20.52) Ω to 3GHz, is not appropriate for this project. 
In conclusion, this project has shown the highly efficient performance of Class F 
amplifiers and the benefits of using wave-shaping networks to shape waveforms at the 
gate as well as the drain. It also shows that the PA is able to provide PAE of 78.48%, 
which are close to the initial expectation of 80% in Table 1. The PA output power is 
38.6dBm, which meets the minimum requirement of 37dBm. 
Table 16 1dB compression point, PAE and Efficiency measured in simulation, experiment and the PA design contest 
at 1GHz 
Measurements 1dB compression point 
referenced to the input Pin Pout PAE Efficiency 
Simulation Pin=21dBm 25dBm 38.35dBm 88.97% 89.26% 
Experiment Pin=22dBm 25dBm 38.28dBm 71.31% 73.95% 
Contest -- 23.7dBm 38.6dBm 78.48% 81.1% 
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Fig. 95 Picture of measurement result in the PA design contest 
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APPENDIX A – RAW DATA OF THE FINAL PA MEASUREMENTS 
Table 17 Measurement of PAE with Pin_DUT =25dBm for the final version PA 
Vg(V) Power meter(dBm) Pout_DUT(dBm) Pout_DUT(W) Vds(V) Ids(mA) Pdc(W) PAE 
-3 1.61 38.31 6.776415076 28 324.8 9.0944 71.04% 
-3.05 1.6 38.3 6.760829754 28 323 9.044 71.26% 
-3.1 1.58 38.28 6.729766563 28 321.2 8.9936 71.31% 
-3.15 1.57 38.27 6.714288529 28 320.4 8.9712 71.32% 
-3.2 1.56 38.26 6.698846094 28 319.6 8.9488 71.33% 
-3.25 1.54 38.24 6.668067692 28 318.2 8.9096 71.29% 
-3.3 1.53 38.23 6.652731562 28 317.5 8.89 71.28% 
-3.35 1.51 38.21 6.622165037 28 316.4 8.8592 71.18% 
-3.4 1.5 38.2 6.60693448 28 315.5 8.834 71.21% 
-3.45 1.48 38.18 6.576578374 28 314.2 8.7976 71.16% 
-3.5 1.47 38.17 6.561452663 28 313.1 8.7668 71.24% 
-3.55 1.46 38.16 6.546361741 28 312.3 8.7444 71.25% 
-3.6 1.44 38.14 6.516283941 28 311.3 8.7164 71.13% 
-3.65 1.43 38.13 6.501296903 28 310.5 8.694 71.14% 
-3.7 1.41 38.11 6.471426157 28 309.6 8.6688 71.01% 
-3.75 1.4 38.1 6.45654229 28 308.6 8.6408 71.06% 
-3.8 1.39 38.09 6.441692655 28 308 8.624 71.03% 
Table 18 Measurement of PAE with Pin_DUT =24.5dBm for the final version PA 
Vg Power meter(dBm) Pout_DUT(dBm) Pout_DUT(W) Vds(V) Ids(mA) Pdc(W) PAE 
-3 1.58 38.18 6.576578374 28 321.1 8.9908 70.01% 
-3.05 1.57 38.17 6.561452663 28 319.4 8.9432 70.22% 
-3.1 1.56 38.16 6.546361741 28 318.1 8.9068 70.33% 
-3.15 1.55 38.15 6.531305526 28 317 8.876 70.41% 
-3.2 1.54 38.14 6.516283941 28 316.3 8.8564 70.39% 
-3.25 1.53 38.13 6.501296903 28 315.5 8.834 70.40% 
-3.3 1.52 38.12 6.486344335 28 314.7 8.8116 70.41% 
-3.35 1.51 38.11 6.471426157 28 314.2 8.7976 70.36% 
-3.4 1.5 38.1 6.45654229 28 313.4 8.7752 70.37% 
-3.45 1.49 38.09 6.441692655 28 312.5 8.75 70.40% 
-3.5 1.46 38.06 6.397348355 28 311.1 8.7108 70.21% 
-3.55 1.44 38.04 6.367955209 28 310 8.68 70.12% 
-3.6 1.43 38.03 6.353309319 28 309.2 8.6576 70.13% 
-3.65 1.41 38.01 6.324118514 28 308.5 8.638 69.95% 
-3.7 1.4 38 6.309573445 28 307.3 8.6044 70.05% 
-3.75 1.39 37.99 6.295061829 28 306.7 8.5876 70.02% 
-3.8 1.37 37.97 6.266138647 28 306.1 8.5708 69.82% 
 95 
 
Table 19 Measurement of PAE with Pin_DUT =24dBm for the final version PA 
Vg Power meter(dBm) Pout_DUT(dBm) Pout_DUT(W) Vds(V) Ids(mA) Pdc(W) PAE 
-3 1.49 38.09 6.441692655 28 317.9 8.9012 69.55% 
-3.05 1.48 38.08 6.426877173 28 315.8 8.8424 69.84% 
-3.1 1.47 38.07 6.412095766 28 314.3 8.8004 70.01% 
-3.15 1.45 38.05 6.382634862 28 312.4 8.7472 70.10% 
-3.2 1.45 38.05 6.382634862 28 312.1 8.7388 70.16% 
-3.25 1.44 38.04 6.367955209 28 311.5 8.722 70.13% 
-3.3 1.43 38.03 6.353309319 28 310.7 8.6996 70.14% 
-3.35 1.41 38.01 6.324118514 28 309.7 8.6716 70.03% 
-3.4 1.4 38 6.309573445 28 308.9 8.6492 70.05% 
-3.45 1.38 37.98 6.280583588 28 307.9 8.6212 69.94% 
-3.5 1.36 37.96 6.251726928 28 307 8.596 69.81% 
-3.55 1.34 37.94 6.223002852 28 306 8.568 69.70% 
-3.6 1.33 37.93 6.208690342 28 305.2 8.5456 69.71% 
-3.65 1.31 37.91 6.180164001 28 304.3 8.5204 69.59% 
-3.7 1.29 37.89 6.151768727 28 303.3 8.4924 69.48% 
-3.75 1.27 37.87 6.123503917 28 302.5 8.47 69.33% 
-3.8 1.26 37.86 6.109420249 28 301.7 8.4476 69.35% 
 
Table 20 Measurement of PAE with Pin_DUT =23.5dBm for the final version PA 
Vg Power meter(dBm) Pout_DUT(dBm) Pout_DUT(W) Vds(V) Ids(mA) Pdc(W) PAE 
-3 1.35 37.95 6.237348355 28 314.5 8.806 68.29% 
-3.05 1.34 37.94 6.223002852 28 311.8 8.7304 68.72% 
-3.1 1.32 37.92 6.194410751 28 309.6 8.6688 68.87% 
-3.15 1.3 37.9 6.165950019 28 308.2 8.6296 68.86% 
-3.2 1.29 37.89 6.151768727 28 307.2 8.6016 68.92% 
-3.25 1.27 37.87 6.123503917 28 306.4 8.5792 68.77% 
-3.3 1.26 37.86 6.109420249 28 305.7 8.5596 68.76% 
-3.35 1.24 37.84 6.081350013 28 304.4 8.5232 68.72% 
-3.4 1.21 37.81 6.039486294 28 303.2 8.4896 68.50% 
-3.45 1.19 37.79 6.011737375 28 302.1 8.4588 68.42% 
-3.5 1.17 37.77 5.984115951 28 301.1 8.4308 68.32% 
-3.55 1.14 37.74 5.942921586 28 300 8.4 68.08% 
-3.6 1.12 37.72 5.915616342 28 298.5 8.358 68.10% 
-3.65 1.1 37.7 5.888436554 28 297.5 8.33 68.00% 
-3.7 1.06 37.66 5.834451043 28 295.8 8.2824 67.74% 
-3.75 1.03 37.63 5.794286964 28 294.4 8.2432 67.58% 
-3.8 0.99 37.59 5.741164622 28 292.8 8.1984 67.30% 
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Table 21 PA measurement PAE vs. Pin for the final version PA (Vg=-3.1V, Vd=28V) 
Pin_pr
e(dBm) 
Pout_pr
e(dBm) 
Pin_pos
t(dBm) 
Pin_p
ost(W
) 
Power_me
ter(dBm) 
Pout_D
UT(dBm
) 
Pout_D
UT(W) 
Ids(
mA) 
Pdc
(W) PAE η 
Gai
n 
19.67 15.3600 29.0000 0.7943 2.0800 38.6800 7.3790 351.4000 
9.83
92 
66.9
233
% 
74.9
964
% 
9.2
897 
18.47 14.3600 28.0000 0.6310 2.0100 38.6100 7.2611 344.3000 
9.64
04 
68.7
741
% 
75.3
191
% 
11.
508
0 
17.37 13.3600 27.0000 0.5012 1.9200 38.5200 7.1121 338.5000 
9.47
80 
69.7
505
% 
75.0
384
% 
14.
190
6 
16.37 12.3600 26.0000 0.3981 1.8200 38.4200 6.9502 332.4000 
9.30
72 
70.3
986
% 
74.6
760
% 
17.
458
2 
15.76 11.3600 25.0000 0.3162 1.6300 38.2300 6.6527 321.3000 
8.99
64 
70.4
338
% 
73.9
488
% 
21.
037
8 
15.29 10.8600 24.5000 0.2818 1.5600 38.1600 6.5464 318.0000 
8.90
40 
70.3
563
% 
73.5
216
% 
23.
227
4 
14.77 10.3600 24.0000 0.2512 1.4700 38.0700 6.4121 314.5000 
8.80
60 
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APPENDIX B – MATLAB CODE 
 
 
MATLAB code to generate Class F total voltage and current waveforms in Fig. 11 
 
%creating voltage square wave and  
%current half-sine wave for class F 
close all; 
  
t = linspace(0,4*pi,1000); 
square = zeros(1,1000); 
square(1000*pi/(4*pi):1000*2*pi/(4*pi)) = 1; 
square(1000*3*pi/(4*pi):1000) = 1; 
  
%half_sine = zeros(1,1000); 
%for t = 1:1000; 
half_sine = sin(t); 
half_sine(1000*pi/(4*pi):1000*2*pi/(4*pi)) = 0; 
half_sine(1000*3*pi/(4*pi):1000) = 0; 
  
plot(t,square) 
hold on; 
plot(t,half_sine,'r') 
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MATLAB code to generate Class F harmonic waveforms in Fig. 16 
 
%creating voltage waveforms and  
%current waveforms for class F 
close all; 
  
  
t = linspace(0,2,1000); 
V1 = sin(2*pi*t); 
V3 = 0.167*sin(3*2*pi*t); 
V5 = 0.02*sin(5*2*pi*t); 
  
square = V1+V3; 
  
subplot(2,1,1); 
hold on; 
plot(t,V1); 
plot(t,V3,'r'); 
plot(t,square,'g'); 
grid on; 
xlabel('time/angle'); 
ylabel('Voltage magnitude'); 
title('Drain voltage and current waveform'); 
  
I1 = sin(2*pi*t+pi); 
I2 = 0.3*sin(2*2*pi*t-pi/2); 
I4 = sin(4*2*pi*t-pi/2); 
I6 = 0.2*sin(6*2*pi*t-pi/2); 
I8 = sin(8*2*pi*t-pi/2); 
  
half_sine = I1+I2; 
  
subplot(2,1,2); 
hold on; 
plot(t,I1); 
plot(t,I2,'m'); 
plot(t,half_sine,'g'); 
grid on; 
  
xlabel('time/angle'); 
ylabel('Current magnitude'); 
 
 
